URL https://opencores.org/ocsvn/c16/c16/trunk

Subversion Repositories c16

[/] [c16/] [trunk/] - Rev 25

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
25	XOR bug fixed	jsauermann	6696d 21h	/c16/trunk/
24	no message	jsauermann	6857d 19h	/c16/trunk/
23	Fixed problem with wishbone wait-states	jsauermann	6997d 19h	/c16/trunk/
21	Changes for Xilinx Proj. Nav. 7.1.02i	jsauermann	6998d 00h	/c16/trunk/
19	FPGA Pin desription added.	jsauermann	7193d 21h	/c16/trunk/
18	Assert ENABLE_INT and DISABLE_INT only in M1. Thanks to Riccardo Cerulli-Irelly. Requires a fix in rtos.c as well	jsauermann	7494d 20h	/c16/trunk/
17	Assert ENABLE_INT and DISABLE_INT only in M1. Thanks to Riccardo Cerulli-Irelly. Requires a fix in rtos.c as well	jsauermann	7494d 20h	/c16/trunk/
16	Enable interrupts at start of each task. This fix is required after a change in opcode_decoder.vhd.	jsauermann	7494d 20h	/c16/trunk/
15	sample ucf file	jsauermann	7533d 23h	/c16/trunk/
14	no message	jsauermann	7542d 00h	/c16/trunk/
13	bug in print_unsigned() fixed. Now done as in rtos.c	jsauermann	7584d 17h	/c16/trunk/
12	Todo removed	jsauermann	7613d 15h	/c16/trunk/
11	First Version	jsauermann	7613d 15h	/c16/trunk/
10	Set top of stack of idle task to end of internal memory rather than end of external memory (causing incorrect display of 100 % CPU load).	jsauermann	7613d 17h	/c16/trunk/
9	Made cpu_engine WISHBONE compliant. (Somebody please validate it).	jsauermann	7613d 17h	/c16/trunk/
8	Initialization of compound auto variables added (was TODO)	jsauermann	7620d 20h	/c16/trunk/
7	Handle auto variable declarations in compound statements properly	jsauermann	7621d 19h	/c16/trunk/
6	New Target polled for testing compiler without the need to simulate interrupts	jsauermann	7621d 20h	/c16/trunk/
5	Initial version	jsauermann	7622d 17h	/c16/trunk/
4	Documentation finalized	jsauermann	7622d 21h	/c16/trunk/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories c16

[/] [c16/] [trunk/] - Rev 25

Filtering Options