OpenCores
URL https://opencores.org/ocsvn/c16/c16/trunk

Subversion Repositories c16

[/] [c16/] [trunk/] [vhdl/] - Rev 18

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
18 Assert ENABLE_INT and DISABLE_INT only in M1.
Thanks to Riccardo Cerulli-Irelly.
Requires a fix in rtos.c as well
jsauermann 7446d 16h /c16/trunk/vhdl/
17 Assert ENABLE_INT and DISABLE_INT only in M1.
Thanks to Riccardo Cerulli-Irelly.
Requires a fix in rtos.c as well
jsauermann 7446d 16h /c16/trunk/vhdl/
15 sample ucf file jsauermann 7485d 19h /c16/trunk/vhdl/
9 Made cpu_engine WISHBONE compliant.
(Somebody please validate it).
jsauermann 7565d 13h /c16/trunk/vhdl/
7 Handle auto variable declarations in compound statements properly jsauermann 7573d 16h /c16/trunk/vhdl/
2 no message jsauermann 7577d 12h /c16/trunk/vhdl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.