URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [tags/] [asyst_3/] [rtl/] [verilog/] - Rev 97

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
97	Overrun fifo implemented with FFs, because it is not possible to create such a memory.	simons	7719d 08h	/can/tags/asyst_3/rtl/verilog/
95	Virtual silicon ram instances added.	simons	7719d 09h	/can/tags/asyst_3/rtl/verilog/
93	synthesis full_case parallel_case fixed.	mohor	7724d 21h	/can/tags/asyst_3/rtl/verilog/
92	clkout is clk/2 after the reset.	mohor	7725d 05h	/can/tags/asyst_3/rtl/verilog/
90	paralel_case and full_case compiler directives added to case statements.	mohor	7725d 18h	/can/tags/asyst_3/rtl/verilog/
88	Previous change removed. When resynchronization occurs we go to seg1 stage. sync stage does not cause another start of seg1 stage.	mohor	7726d 16h	/can/tags/asyst_3/rtl/verilog/
87	When hard_sync or resync occure we need to go to seg1 segment. Going to sync segment is in that case blocked.	mohor	7726d 16h	/can/tags/asyst_3/rtl/verilog/
85	Typo fixed.	mohor	7728d 07h	/can/tags/asyst_3/rtl/verilog/
84	clk_cnt reduced from [8:0] to [6:0].	mohor	7729d 15h	/can/tags/asyst_3/rtl/verilog/
82	Removed few signals.	mohor	7729d 16h	/can/tags/asyst_3/rtl/verilog/
81	"chip select" signal cs_can_i is used only when not using WISHBONE interface.	mohor	7729d 16h	/can/tags/asyst_3/rtl/verilog/
80	Form error was detected when stuff bit occured at the end of crc.	mohor	7729d 16h	/can/tags/asyst_3/rtl/verilog/
79	Bit stuffing corrected when stuffing comes at the end of the crc.	tadejm	7730d 16h	/can/tags/asyst_3/rtl/verilog/
78	tx_point generated one clk earlier. rx_i registered. Data corrected when using extended mode.	mohor	7730d 16h	/can/tags/asyst_3/rtl/verilog/
77	Synchronization is also needed when transmitting a message.	mohor	7733d 15h	/can/tags/asyst_3/rtl/verilog/
76	Counters width changed.	mohor	7733d 15h	/can/tags/asyst_3/rtl/verilog/
75	When switching to tx, sync stage is overjumped.	mohor	7735d 16h	/can/tags/asyst_3/rtl/verilog/
73	overrun and length_info fifos are initialized at the end of reset.	mohor	7735d 21h	/can/tags/asyst_3/rtl/verilog/
71	Ports added for the CAN_BIST.	mohor	7737d 19h	/can/tags/asyst_3/rtl/verilog/
70	data_out is already registered in the can_top.v file.	mohor	7737d 19h	/can/tags/asyst_3/rtl/verilog/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories can

[/] [can/] [tags/] [asyst_3/] [rtl/] [verilog/] - Rev 97

Filtering Options