OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [tags/] [rel_10/] [rtl/] [verilog/] - Rev 19

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
19 RX state machine fixed to receive "remote request" frames correctly. No data bytes are written to fifo when such frames are received. mohor 7885d 06h /can/tags/rel_10/rtl/verilog/
18 When a frame with "remote request" is received, no data is stored to fifo, just the frame information (identifier, ...). Data length that is stored is the received data length and not the actual data length that is stored to fifo. mohor 7885d 08h /can/tags/rel_10/rtl/verilog/
17 Addresses corrected to decimal values (previously hex). mohor 7886d 04h /can/tags/rel_10/rtl/verilog/
16 rx_fifo is now working. mohor 7886d 09h /can/tags/rel_10/rtl/verilog/
15 Temporary version (backup). mohor 7890d 03h /can/tags/rel_10/rtl/verilog/
14 rx fifo added. Not 100 % verified, yet. mohor 7890d 23h /can/tags/rel_10/rtl/verilog/
13 Temporary files (backup). mohor 7891d 06h /can/tags/rel_10/rtl/verilog/
12 Temp version. mohor 7892d 08h /can/tags/rel_10/rtl/verilog/
11 Acceptance filter added. mohor 7892d 19h /can/tags/rel_10/rtl/verilog/
10 Backup version. mohor 7903d 17h /can/tags/rel_10/rtl/verilog/
9 Header changed, testbench improved to send a frame (crc still missing). mohor 7904d 21h /can/tags/rel_10/rtl/verilog/
8 Testbench define file added. Clock divider register added. mohor 7905d 05h /can/tags/rel_10/rtl/verilog/
7 Tripple sampling supported. mohor 7905d 19h /can/tags/rel_10/rtl/verilog/
6 Commented lines removed. mohor 7905d 21h /can/tags/rel_10/rtl/verilog/
5 Synchronization working. mohor 7906d 07h /can/tags/rel_10/rtl/verilog/
2 Initial mohor 7911d 04h /can/tags/rel_10/rtl/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.