URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [tags/] [rel_10/] [rtl/] [verilog/] - Rev 24

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
24	backup.	mohor	7869d 20h	/can/tags/rel_10/rtl/verilog/
23	Fifo corrected to be synthesizable.	mohor	7883d 03h	/can/tags/rel_10/rtl/verilog/
22	Form error supported. When receiving messages, last bit of the end-of-frame does not generate form error. Receiver goes to the idle mode one bit sooner. (CAN specification ver 2.0, part B, page 57).	mohor	7884d 07h	/can/tags/rel_10/rtl/verilog/
21	Data is stored to fifo at the end of ack stage.	mohor	7884d 23h	/can/tags/rel_10/rtl/verilog/
20	CRC checking fixed (when bitstuff occurs at the end of a CRC sequence).	mohor	7885d 00h	/can/tags/rel_10/rtl/verilog/
19	RX state machine fixed to receive "remote request" frames correctly. No data bytes are written to fifo when such frames are received.	mohor	7885d 06h	/can/tags/rel_10/rtl/verilog/
18	When a frame with "remote request" is received, no data is stored to fifo, just the frame information (identifier, ...). Data length that is stored is the received data length and not the actual data length that is stored to fifo.	mohor	7885d 08h	/can/tags/rel_10/rtl/verilog/
17	Addresses corrected to decimal values (previously hex).	mohor	7886d 04h	/can/tags/rel_10/rtl/verilog/
16	rx_fifo is now working.	mohor	7886d 09h	/can/tags/rel_10/rtl/verilog/
15	Temporary version (backup).	mohor	7890d 03h	/can/tags/rel_10/rtl/verilog/
14	rx fifo added. Not 100 % verified, yet.	mohor	7890d 23h	/can/tags/rel_10/rtl/verilog/
13	Temporary files (backup).	mohor	7891d 06h	/can/tags/rel_10/rtl/verilog/
12	Temp version.	mohor	7892d 07h	/can/tags/rel_10/rtl/verilog/
11	Acceptance filter added.	mohor	7892d 19h	/can/tags/rel_10/rtl/verilog/
10	Backup version.	mohor	7903d 17h	/can/tags/rel_10/rtl/verilog/
9	Header changed, testbench improved to send a frame (crc still missing).	mohor	7904d 21h	/can/tags/rel_10/rtl/verilog/
8	Testbench define file added. Clock divider register added.	mohor	7905d 05h	/can/tags/rel_10/rtl/verilog/
7	Tripple sampling supported.	mohor	7905d 19h	/can/tags/rel_10/rtl/verilog/
6	Commented lines removed.	mohor	7905d 21h	/can/tags/rel_10/rtl/verilog/
5	Synchronization working.	mohor	7906d 07h	/can/tags/rel_10/rtl/verilog/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories can

[/] [can/] [tags/] [rel_10/] [rtl/] [verilog/] - Rev 24

Filtering Options