OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [tags/] [rel_12/] [bench/] [verilog/] - Rev 37

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
37 Define CAN_CLOCK_DIVIDER_MODE not used any more. Deleted. mohor 7819d 14h /can/tags/rel_12/bench/verilog/
35 Several registers added. Not finished, yet. mohor 7822d 18h /can/tags/rel_12/bench/verilog/
34 Errors monitoring improved. arbitration_lost improved. mohor 7825d 00h /can/tags/rel_12/bench/verilog/
31 Wishbone interface added. mohor 7826d 13h /can/tags/rel_12/bench/verilog/
29 Overload fixed. Hard synchronization also enabled at the last bit of
interframe.
mohor 7827d 20h /can/tags/rel_12/bench/verilog/
28 Bosch license warning added. Error counters finished. Overload frames
still need to be fixed.
mohor 7828d 12h /can/tags/rel_12/bench/verilog/
26 Backup. mohor 7832d 21h /can/tags/rel_12/bench/verilog/
25 *** empty log message *** mohor 7833d 00h /can/tags/rel_12/bench/verilog/
24 backup. mohor 7837d 13h /can/tags/rel_12/bench/verilog/
22 Form error supported. When receiving messages, last bit of the end-of-frame
does not generate form error. Receiver goes to the idle mode one bit sooner.
(CAN specification ver 2.0, part B, page 57).
mohor 7852d 01h /can/tags/rel_12/bench/verilog/
20 CRC checking fixed (when bitstuff occurs at the end of a CRC sequence). mohor 7852d 17h /can/tags/rel_12/bench/verilog/
19 RX state machine fixed to receive "remote request" frames correctly. No data bytes are written to fifo when such frames are received. mohor 7853d 00h /can/tags/rel_12/bench/verilog/
18 When a frame with "remote request" is received, no data is stored to fifo, just the frame information (identifier, ...). Data length that is stored is the received data length and not the actual data length that is stored to fifo. mohor 7853d 01h /can/tags/rel_12/bench/verilog/
17 Addresses corrected to decimal values (previously hex). mohor 7853d 21h /can/tags/rel_12/bench/verilog/
16 rx_fifo is now working. mohor 7854d 02h /can/tags/rel_12/bench/verilog/
15 Temporary version (backup). mohor 7857d 20h /can/tags/rel_12/bench/verilog/
14 rx fifo added. Not 100 % verified, yet. mohor 7858d 16h /can/tags/rel_12/bench/verilog/
13 Temporary files (backup). mohor 7858d 23h /can/tags/rel_12/bench/verilog/
11 Acceptance filter added. mohor 7860d 12h /can/tags/rel_12/bench/verilog/
10 Backup version. mohor 7871d 10h /can/tags/rel_12/bench/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.