OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [tags/] [rel_20/] - Rev 61

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
61 Bidirectional port_0_i changed to port_0_io.
input cs_can changed to cs_can_i.		 mohor 7794d 14h /can/tags/rel_20/
60 rd_i and wr_i are active high signals. If 8051 is connected, these two signals
need to be negated one level higher.		 mohor 7794d 16h /can/tags/rel_20/
59 8051 interface added (besides WISHBONE interface). Selection is made in
can_defines.v file.		 mohor 7794d 16h /can/tags/rel_20/
58 timescale.v is used for simulation only. mohor 7795d 04h /can/tags/rel_20/
57 Mux used for clkout to avoid "gated clocks warning". mohor 7795d 04h /can/tags/rel_20/
56 Doubled declarations removed. mohor 7796d 03h /can/tags/rel_20/
55 wire declaration added. mohor 7796d 03h /can/tags/rel_20/
53 CAN pins located. mohor 7801d 05h /can/tags/rel_20/
52 tx_o is now tristated signal. tx_oen and tx_o combined together. mohor 7801d 05h /can/tags/rel_20/
51 Xilinx RAM added. mohor 7801d 05h /can/tags/rel_20/
50 Top level signal names changed. mohor 7801d 05h /can/tags/rel_20/
49 Actel APA ram changed. Now synchronous read is used. mohor 7804d 21h /can/tags/rel_20/
48 Actel APA ram supported. mohor 7804d 21h /can/tags/rel_20/
47 Data is latched on read. mohor 7804d 21h /can/tags/rel_20/
45 When a dominant bit was detected at the third bit of the intermission and
node had a message to transmit, bit_stuff error could occur. Fixed.		 mohor 7814d 20h /can/tags/rel_20/
44 When bit error occured while active error flag was transmitted, counter was
not incremented.		 mohor 7814d 21h /can/tags/rel_20/
43 Directory keeper. mohor 7815d 03h /can/tags/rel_20/
42 Initial version of the project. mohor 7815d 03h /can/tags/rel_20/
41 Incomplete sensitivity list fixed. mohor 7815d 05h /can/tags/rel_20/
40 Typo fixed. mohor 7815d 05h /can/tags/rel_20/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.