OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [tags/] [rel_22/] [rtl/] - Rev 126

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
126 Error counters fixed to be compatible with Bosch VHDL reference model.
Small synchronization changes.
mohor 7610d 20h /can/tags/rel_22/rtl/
125 Synchronization changed, error counters fixed. mohor 7615d 02h /can/tags/rel_22/rtl/
124 ALTERA_RAM supported. mohor 7635d 08h /can/tags/rel_22/rtl/
121 When detecting bus-free, signal bus_free_cnt_en was cleared to zero
although the last sampled bit was zero instead of one.
mohor 7642d 14h /can/tags/rel_22/rtl/
118 Artisan RAM fixed (when not using BIST). mohor 7651d 11h /can/tags/rel_22/rtl/
117 Tristate signal tx_o is separated to tx_o and tx_oen_o. Both signals need
to be joined together on higher level.
mohor 7651d 11h /can/tags/rel_22/rtl/
115 Artisan ram instances added. simons 7657d 05h /can/tags/rel_22/rtl/
112 Tx and rx length are limited to 8 bytes regardless to the DLC value. tadejm 7684d 05h /can/tags/rel_22/rtl/
111 Fixed according to the linter.
Case statement for data_out joined.
mohor 7686d 05h /can/tags/rel_22/rtl/
110 Fixed according to the linter. mohor 7686d 05h /can/tags/rel_22/rtl/
109 Fixed according to the linter. mohor 7686d 07h /can/tags/rel_22/rtl/
108 Fixed according to the linter. mohor 7686d 07h /can/tags/rel_22/rtl/
107 Fixed according to the linter. mohor 7686d 07h /can/tags/rel_22/rtl/
106 Unused signal removed. mohor 7692d 05h /can/tags/rel_22/rtl/
104 Synchronization fixed. In some strange cases it didn't work according to
the VHDL reference model.
tadejm 7692d 19h /can/tags/rel_22/rtl/
102 Little fixes (to fix warnings). mohor 7695d 09h /can/tags/rel_22/rtl/
100 Synchronization changed. mohor 7699d 11h /can/tags/rel_22/rtl/
99 PCI_BIST replaced with CAN_BIST. mohor 7699d 11h /can/tags/rel_22/rtl/
97 Overrun fifo implemented with FFs, because it is not possible to create such a memory. simons 7704d 22h /can/tags/rel_22/rtl/
95 Virtual silicon ram instances added. simons 7705d 00h /can/tags/rel_22/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.