OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [tags/] [rel_22/] [rtl/] [verilog/] - Rev 141

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
141 Core improved to pass all tests with the Bosch VHDL Reference system. igorm 7399d 12h /can/tags/rel_22/rtl/verilog/
138 Header changed. Address latched to posedge. bus_off_on signal added. mohor 7493d 13h /can/tags/rel_22/rtl/verilog/
137 Header changed. mohor 7493d 14h /can/tags/rel_22/rtl/verilog/
136 Error counters changed. mohor 7493d 14h /can/tags/rel_22/rtl/verilog/
135 Header changed. mohor 7493d 14h /can/tags/rel_22/rtl/verilog/
134 Active high/low problem when Altera devices are used. Bug fixed by
Rojhalat Ibrahim.		 mohor 7601d 11h /can/tags/rel_22/rtl/verilog/
130 mbist signals updated according to newest convention markom 7607d 22h /can/tags/rel_22/rtl/verilog/
129 Error counters changed. mohor 7624d 07h /can/tags/rel_22/rtl/verilog/
126 Error counters fixed to be compatible with Bosch VHDL reference model.
Small synchronization changes.		 mohor 7625d 03h /can/tags/rel_22/rtl/verilog/
125 Synchronization changed, error counters fixed. mohor 7629d 09h /can/tags/rel_22/rtl/verilog/
124 ALTERA_RAM supported. mohor 7649d 16h /can/tags/rel_22/rtl/verilog/
121 When detecting bus-free, signal bus_free_cnt_en was cleared to zero
although the last sampled bit was zero instead of one.		 mohor 7656d 21h /can/tags/rel_22/rtl/verilog/
118 Artisan RAM fixed (when not using BIST). mohor 7665d 18h /can/tags/rel_22/rtl/verilog/
117 Tristate signal tx_o is separated to tx_o and tx_oen_o. Both signals need
to be joined together on higher level.		 mohor 7665d 18h /can/tags/rel_22/rtl/verilog/
115 Artisan ram instances added. simons 7671d 12h /can/tags/rel_22/rtl/verilog/
112 Tx and rx length are limited to 8 bytes regardless to the DLC value. tadejm 7698d 13h /can/tags/rel_22/rtl/verilog/
111 Fixed according to the linter.
Case statement for data_out joined.		 mohor 7700d 13h /can/tags/rel_22/rtl/verilog/
110 Fixed according to the linter. mohor 7700d 13h /can/tags/rel_22/rtl/verilog/
109 Fixed according to the linter. mohor 7700d 14h /can/tags/rel_22/rtl/verilog/
108 Fixed according to the linter. mohor 7700d 15h /can/tags/rel_22/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.