OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [tags/] [rel_22/] [rtl/] [verilog/] - Rev 8

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
8 Testbench define file added. Clock divider register added. mohor 7873d 07h /can/tags/rel_22/rtl/verilog/
7 Tripple sampling supported. mohor 7873d 21h /can/tags/rel_22/rtl/verilog/
6 Commented lines removed. mohor 7873d 23h /can/tags/rel_22/rtl/verilog/
5 Synchronization working. mohor 7874d 08h /can/tags/rel_22/rtl/verilog/
2 Initial mohor 7879d 06h /can/tags/rel_22/rtl/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.