URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [tags/] [rel_6/] [rtl/] [verilog/] - Rev 81

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
81	"chip select" signal cs_can_i is used only when not using WISHBONE interface.	mohor	7699d 23h	/can/tags/rel_6/rtl/verilog/
80	Form error was detected when stuff bit occured at the end of crc.	mohor	7700d 00h	/can/tags/rel_6/rtl/verilog/
79	Bit stuffing corrected when stuffing comes at the end of the crc.	tadejm	7700d 23h	/can/tags/rel_6/rtl/verilog/
78	tx_point generated one clk earlier. rx_i registered. Data corrected when using extended mode.	mohor	7701d 00h	/can/tags/rel_6/rtl/verilog/
77	Synchronization is also needed when transmitting a message.	mohor	7703d 23h	/can/tags/rel_6/rtl/verilog/
76	Counters width changed.	mohor	7703d 23h	/can/tags/rel_6/rtl/verilog/
75	When switching to tx, sync stage is overjumped.	mohor	7706d 00h	/can/tags/rel_6/rtl/verilog/
73	overrun and length_info fifos are initialized at the end of reset.	mohor	7706d 04h	/can/tags/rel_6/rtl/verilog/
71	Ports added for the CAN_BIST.	mohor	7708d 02h	/can/tags/rel_6/rtl/verilog/
70	data_out is already registered in the can_top.v file.	mohor	7708d 03h	/can/tags/rel_6/rtl/verilog/
69	Some features are supported in extended mode only (listen_only_mode...).	mohor	7762d 22h	/can/tags/rel_6/rtl/verilog/
67	CAN interrupt is active low.	mohor	7783d 03h	/can/tags/rel_6/rtl/verilog/
66	unix.	mohor	7788d 21h	/can/tags/rel_6/rtl/verilog/
65	unix.	mohor	7788d 21h	/can/tags/rel_6/rtl/verilog/
64	* empty log message *	mohor	7788d 21h	/can/tags/rel_6/rtl/verilog/
62	can_cs signal used for generation of the cs.	mohor	7794d 18h	/can/tags/rel_6/rtl/verilog/
61	Bidirectional port_0_i changed to port_0_io. input cs_can changed to cs_can_i.	mohor	7797d 08h	/can/tags/rel_6/rtl/verilog/
60	rd_i and wr_i are active high signals. If 8051 is connected, these two signals need to be negated one level higher.	mohor	7797d 09h	/can/tags/rel_6/rtl/verilog/
59	8051 interface added (besides WISHBONE interface). Selection is made in can_defines.v file.	mohor	7797d 10h	/can/tags/rel_6/rtl/verilog/
58	timescale.v is used for simulation only.	mohor	7797d 21h	/can/tags/rel_6/rtl/verilog/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories can

[/] [can/] [tags/] [rel_6/] [rtl/] [verilog/] - Rev 81

Filtering Options