OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [trunk/] [rtl/] - Rev 57

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
57 Mux used for clkout to avoid "gated clocks warning". mohor 7824d 10h /can/trunk/rtl/
56 Doubled declarations removed. mohor 7825d 09h /can/trunk/rtl/
55 wire declaration added. mohor 7825d 09h /can/trunk/rtl/
52 tx_o is now tristated signal. tx_oen and tx_o combined together. mohor 7830d 11h /can/trunk/rtl/
51 Xilinx RAM added. mohor 7830d 11h /can/trunk/rtl/
50 Top level signal names changed. mohor 7830d 11h /can/trunk/rtl/
48 Actel APA ram supported. mohor 7834d 03h /can/trunk/rtl/
47 Data is latched on read. mohor 7834d 03h /can/trunk/rtl/
45 When a dominant bit was detected at the third bit of the intermission and
node had a message to transmit, bit_stuff error could occur. Fixed.		 mohor 7844d 02h /can/trunk/rtl/
44 When bit error occured while active error flag was transmitted, counter was
not incremented.		 mohor 7844d 03h /can/trunk/rtl/
41 Incomplete sensitivity list fixed. mohor 7844d 11h /can/trunk/rtl/
40 Typo fixed. mohor 7844d 11h /can/trunk/rtl/
39 CAN core finished. Host interface added. Registers finished.
Synchronization to the wishbone finished.		 mohor 7844d 12h /can/trunk/rtl/
36 Most of the registers added. Registers "arbitration lost capture", "error code
capture" + few more still need to be added.		 mohor 7846d 02h /can/trunk/rtl/
35 Several registers added. Not finished, yet. mohor 7849d 06h /can/trunk/rtl/
33 abort_tx added. mohor 7851d 12h /can/trunk/rtl/
32 abort_tx added. Bit destuff fixed. mohor 7851d 12h /can/trunk/rtl/
31 Wishbone interface added. mohor 7853d 01h /can/trunk/rtl/
30 CAN is working according to the specification. WB interface and more
registers (status, IRQ, ...) needs to be added.		 mohor 7853d 10h /can/trunk/rtl/
29 Overload fixed. Hard synchronization also enabled at the last bit of
interframe.		 mohor 7854d 08h /can/trunk/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.