URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [trunk/] [sim/] [rtl_sim/] - Rev 119

Rev	Log message	Author	Age	Path
119	Artisan RAMs added.	mohor	7598d 11h	/can/trunk/sim/rtl_sim/
48	Actel APA ram supported.	mohor	7769d 22h	/can/trunk/sim/rtl_sim/
35	Several registers added. Not finished, yet.	mohor	7785d 01h	/can/trunk/sim/rtl_sim/
29	Overload fixed. Hard synchronization also enabled at the last bit of interframe.	mohor	7790d 02h	/can/trunk/sim/rtl_sim/
28	Bosch license warning added. Error counters finished. Overload frames still need to be fixed.	mohor	7790d 19h	/can/trunk/sim/rtl_sim/
25	* empty log message *	mohor	7795d 06h	/can/trunk/sim/rtl_sim/
24	backup.	mohor	7799d 20h	/can/trunk/sim/rtl_sim/
18	When a frame with "remote request" is received, no data is stored to fifo, just the frame information (identifier, ...). Data length that is stored is the received data length and not the actual data length that is stored to fifo.	mohor	7815d 08h	/can/trunk/sim/rtl_sim/
16	rx_fifo is now working.	mohor	7816d 09h	/can/trunk/sim/rtl_sim/
14	rx fifo added. Not 100 % verified, yet.	mohor	7820d 23h	/can/trunk/sim/rtl_sim/
13	Temporary files (backup).	mohor	7821d 06h	/can/trunk/sim/rtl_sim/
11	Acceptance filter added.	mohor	7822d 19h	/can/trunk/sim/rtl_sim/
8	Testbench define file added. Clock divider register added.	mohor	7835d 05h	/can/trunk/sim/rtl_sim/
5	Synchronization working.	mohor	7836d 07h	/can/trunk/sim/rtl_sim/
4	Dir keeper.	mohor	7841d 04h	/can/trunk/sim/rtl_sim/
2	Initial	mohor	7841d 04h	/can/trunk/sim/rtl_sim/