OpenCores
URL https://opencores.org/ocsvn/common/common/trunk

Subversion Repositories common

[/] [common/] [trunk/] - Rev 31

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
31 no message bbeaver 8343d 19h /common/trunk/
30 no message bbeaver 8344d 18h /common/trunk/
29 got timing checks mostly correct
No functional stuff yet
bbeaver 8344d 18h /common/trunk/
28 no message bbeaver 8345d 19h /common/trunk/
27 no message bbeaver 8346d 18h /common/trunk/
26 no message bbeaver 8347d 17h /common/trunk/
25 no message bbeaver 8348d 19h /common/trunk/
24 no message bbeaver 8350d 20h /common/trunk/
23 no message bbeaver 8351d 20h /common/trunk/
22 no message bbeaver 8351d 23h /common/trunk/
21 Added bookmarks. lampret 8352d 12h /common/trunk/
20 Some minor fixes. Document is now official version. lampret 8352d 13h /common/trunk/
19 no message bbeaver 8353d 21h /common/trunk/
18 no message bbeaver 8354d 19h /common/trunk/
17 Fixed link to specification_template.dot lampret 8355d 03h /common/trunk/
16 Added updated opencores coding guidelines. Added ver_plan.pdf and Specification template for Word. lampret 8355d 04h /common/trunk/
15 no message bbeaver 8375d 01h /common/trunk/
14 adding beginning LPM files bbeaver 8386d 21h /common/trunk/
12 Major cleanup.
Files are now compliant to Altera & Xilinx memories.
Memories are now compatible, i.e. drop-in replacements.
Added synthesizeable generic FPGA description.
Created "generic_memories" cvs entry.
rherveille 8392d 21h /common/trunk/
11 no message bbeaver 8399d 19h /common/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.