OpenCores
URL https://opencores.org/ocsvn/copyblaze/copyblaze/trunk

Subversion Repositories copyblaze

[/] [copyblaze/] [trunk/] [copyblaze/] [sim/] [rtl_sim/] [src/] - Rev 60

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
60 PRJ:
- directory reorganisation
ameziti 4588d 22h /copyblaze/trunk/copyblaze/sim/rtl_sim/src/
41 SIM:
- Update the wb_uart to a 8 bit system
- use ulogic
ameziti 4599d 10h /copyblaze/trunk/copyblaze/sim/rtl_sim/src/
34 SIM:
- wisbone:
- add testbench for testing wishbone timer.
ameziti 4600d 19h /copyblaze/trunk/copyblaze/sim/rtl_sim/src/
29 SIM:
- wishbone :
- add constants value of the address of wg_gpio_08 internal registers
ameziti 4601d 09h /copyblaze/trunk/copyblaze/sim/rtl_sim/src/
23 SIM:
- test the read wishbone instruction
ameziti 4601d 10h /copyblaze/trunk/copyblaze/sim/rtl_sim/src/
16 DEV:
- wishbone : add wishbone components
ameziti 4604d 02h /copyblaze/trunk/copyblaze/sim/rtl_sim/src/
2 Import of the copyBlaze project. ameziti 4608d 02h /copyblaze/trunk/copyblaze/sim/rtl_sim/src/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.