OpenCores
URL https://opencores.org/ocsvn/csa/csa/trunk

Subversion Repositories csa

[/] [csa/] [trunk/] [bench/] - Rev 43

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
42 add group_decrypt module simon111 5546d 14h /csa/trunk/bench/
41 add three moudule ts_serial_out ts_sync key_cnt simon111 5547d 03h /csa/trunk/bench/
40 add timescale.v file and fix a bug in key_schedule module simon111 5547d 07h /csa/trunk/bench/
37 improve write_data systemcall, simon111 5548d 10h /csa/trunk/bench/
36 improve read_date vpi sytemcall, add offset and size argument simon111 5548d 11h /csa/trunk/bench/
35 csa cli support binary test data simon111 5548d 16h /csa/trunk/bench/
29 fix some bugs simon111 5550d 06h /csa/trunk/bench/
27 improve makefiles simon111 5550d 17h /csa/trunk/bench/
24 New directory structure. root 5586d 23h /csa/trunk/bench/
23 testing key_schedule module simon111 5670d 06h /trunk/bench/
22 decrypt module testbench update simon111 5710d 06h /trunk/bench/
20 finished the stream_cypher module, this module passed modelsim , but doesn't pass veriwell, i don't know why simon111 5724d 05h /trunk/bench/
18 try to add decrypt module (not finished yet) simon111 5734d 06h /trunk/bench/
17 finish block_decypher module simon111 5785d 12h /trunk/bench/
15 finished key_schedule module simon111 5793d 06h /trunk/bench/
14 *** empty log message *** simon111 5794d 06h /trunk/bench/
13 add key_schedule module(note: this module is not right yet) simon111 5794d 06h /trunk/bench/
12 *** empty log message *** simon111 5794d 06h /trunk/bench/
9 add the pli module and bench for key_perm module simon111 5827d 08h /trunk/bench/
5 This commit was generated by cvs2svn to compensate for changes in r4, which
included commits to RCS files with non-trunk default branches.
Simon111 6136d 04h /trunk/bench/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.