URL https://opencores.org/ocsvn/csa/csa/trunk

Subversion Repositories csa

[/] [csa/] [trunk/] [bench/] - Rev 52

Rev	Log message	Author	Age	Path
51	remove the using to iverilog and veriwell	simon111	5508d 08h	/csa/trunk/bench/
49	group_decrypt module simulate success	simon111	5514d 21h	/csa/trunk/bench/
48	improve key_schedule module	simon111	5519d 21h	/csa/trunk/bench/
46	delete key_comupter module and testbench	simon111	5520d 07h	/csa/trunk/bench/
42	add group_decrypt module	simon111	5524d 05h	/csa/trunk/bench/
41	add three moudule ts_serial_out ts_sync key_cnt	simon111	5524d 18h	/csa/trunk/bench/
40	add timescale.v file and fix a bug in key_schedule module	simon111	5524d 22h	/csa/trunk/bench/
37	improve write_data systemcall,	simon111	5526d 00h	/csa/trunk/bench/
36	improve read_date vpi sytemcall, add offset and size argument	simon111	5526d 02h	/csa/trunk/bench/
35	csa cli support binary test data	simon111	5526d 06h	/csa/trunk/bench/
29	fix some bugs	simon111	5527d 21h	/csa/trunk/bench/
27	improve makefiles	simon111	5528d 08h	/csa/trunk/bench/
24	New directory structure.	root	5564d 14h	/csa/trunk/bench/
23	testing key_schedule module	simon111	5647d 21h	/trunk/bench/
22	decrypt module testbench update	simon111	5687d 20h	/trunk/bench/
20	finished the stream_cypher module, this module passed modelsim , but doesn't pass veriwell, i don't know why	simon111	5701d 19h	/trunk/bench/
18	try to add decrypt module (not finished yet)	simon111	5711d 21h	/trunk/bench/
17	finish block_decypher module	simon111	5763d 03h	/trunk/bench/
15	finished key_schedule module	simon111	5770d 20h	/trunk/bench/
14	* empty log message *	simon111	5771d 21h	/trunk/bench/