OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [asyst_2/] - Rev 116

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
116 Data latching changed when testing WB. mohor 7471d 21h /dbg_interface/tags/asyst_2/
115 More debug data added. mohor 7472d 00h /dbg_interface/tags/asyst_2/
114 CRC generation iand verification in bench changed. mohor 7472d 02h /dbg_interface/tags/asyst_2/
113 IDCODE test improved. mohor 7472d 03h /dbg_interface/tags/asyst_2/
112 dbg_tb_defines.v not used. mohor 7472d 21h /dbg_interface/tags/asyst_2/
111 Define tap_defines.v added to test bench. mohor 7472d 22h /dbg_interface/tags/asyst_2/
110 Waiting for "ready" improved. mohor 7472d 22h /dbg_interface/tags/asyst_2/
108 Reset values width added because of FV, a good sentence changed because some tools can not handle it. simons 7473d 03h /dbg_interface/tags/asyst_2/
106 Sensitivity list updated. simons 7474d 01h /dbg_interface/tags/asyst_2/
104 cpu_tall_o is set with cpu_stb_o or register. mohor 7474d 16h /dbg_interface/tags/asyst_2/
102 New version. mohor 7474d 17h /dbg_interface/tags/asyst_2/
101 Almost finished. mohor 7474d 18h /dbg_interface/tags/asyst_2/
100 *** empty log message *** mohor 7475d 20h /dbg_interface/tags/asyst_2/
99 cpu registers added. mohor 7475d 20h /dbg_interface/tags/asyst_2/
97 Working. mohor 7476d 23h /dbg_interface/tags/asyst_2/
96 Working. mohor 7477d 00h /dbg_interface/tags/asyst_2/
95 Temp version. mohor 7477d 12h /dbg_interface/tags/asyst_2/
94 temp version. Resets will be changed in next version. mohor 7477d 22h /dbg_interface/tags/asyst_2/
93 tmp version. mohor 7478d 23h /dbg_interface/tags/asyst_2/
92 temp version. mohor 7482d 03h /dbg_interface/tags/asyst_2/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.