OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [asyst_3/] [rtl/] [verilog/] - Rev 147

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
147 CPU_WR_CTRL and CPU_RD_CTRL defines changed. igorm 7437d 20h /dbg_interface/tags/asyst_3/rtl/verilog/
146 Changes for the FormalPRO. igorm 7441d 16h /dbg_interface/tags/asyst_3/rtl/verilog/
144 Port names and defines for the supported CPUs changed. igorm 7441d 22h /dbg_interface/tags/asyst_3/rtl/verilog/
143 Signals for easier debugging removed. igorm 7441d 23h /dbg_interface/tags/asyst_3/rtl/verilog/
141 data_cnt_lim length changed to reduce number of warnings. igorm 7442d 19h /dbg_interface/tags/asyst_3/rtl/verilog/
139 New release of the debug interface (3rd. release). igorm 7445d 13h /dbg_interface/tags/asyst_3/rtl/verilog/
138 Temp version before changing dbg interface. igorm 7451d 17h /dbg_interface/tags/asyst_3/rtl/verilog/
128 Defines WISHBONE_SUPPORTED and CPU_SUPPORTED added. By default both are
turned on.		 mohor 7503d 23h /dbg_interface/tags/asyst_3/rtl/verilog/
123 All flipflops are reset. mohor 7508d 19h /dbg_interface/tags/asyst_3/rtl/verilog/
121 Port signals are all set to zero after reset. mohor 7511d 19h /dbg_interface/tags/asyst_3/rtl/verilog/
119 cpu_stall_o activated as soon as bp occurs. mohor 7511d 23h /dbg_interface/tags/asyst_3/rtl/verilog/
117 Define name changed. mohor 7513d 19h /dbg_interface/tags/asyst_3/rtl/verilog/
108 Reset values width added because of FV, a good sentence changed because some tools can not handle it. simons 7515d 02h /dbg_interface/tags/asyst_3/rtl/verilog/
106 Sensitivity list updated. simons 7516d 00h /dbg_interface/tags/asyst_3/rtl/verilog/
104 cpu_tall_o is set with cpu_stb_o or register. mohor 7516d 15h /dbg_interface/tags/asyst_3/rtl/verilog/
102 New version. mohor 7516d 15h /dbg_interface/tags/asyst_3/rtl/verilog/
101 Almost finished. mohor 7516d 16h /dbg_interface/tags/asyst_3/rtl/verilog/
100 *** empty log message *** mohor 7517d 19h /dbg_interface/tags/asyst_3/rtl/verilog/
99 cpu registers added. mohor 7517d 19h /dbg_interface/tags/asyst_3/rtl/verilog/
97 Working. mohor 7518d 21h /dbg_interface/tags/asyst_3/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.