OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [highland_ver1/] - Rev 80

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
80 New version of the debug interface. Not finished, yet. mohor 7511d 21h /dbg_interface/tags/highland_ver1/
77 MBIST chain connection fixed. mohor 7572d 17h /dbg_interface/tags/highland_ver1/
75 Simulation files. mohor 7572d 19h /dbg_interface/tags/highland_ver1/
74 Removed. mohor 7572d 19h /dbg_interface/tags/highland_ver1/
73 CRC logic changed. mohor 7572d 19h /dbg_interface/tags/highland_ver1/
71 Mbist support added. simons 7575d 02h /dbg_interface/tags/highland_ver1/
70 A pdf copy of existing doc document. simons 7582d 04h /dbg_interface/tags/highland_ver1/
69 WBCNTL added, multiple CPU support described. simons 7602d 17h /dbg_interface/tags/highland_ver1/
67 Lower two address lines must be always zero. simons 7607d 22h /dbg_interface/tags/highland_ver1/
65 WB_CNTL register added, some syncronization fixes. simons 7608d 21h /dbg_interface/tags/highland_ver1/
63 Three more chains added for cpu debug access. simons 7628d 22h /dbg_interface/tags/highland_ver1/
61 Lapsus fixed. simons 7656d 22h /dbg_interface/tags/highland_ver1/
59 Reset value for riscsel register set to 1. simons 7656d 22h /dbg_interface/tags/highland_ver1/
57 Multiple cpu support added. simons 7656d 23h /dbg_interface/tags/highland_ver1/
56 Revision 1.6. Trst changed to active high !!!. In order to be compliant with the
standard, reset needs to be negated on the upper layer.		 mohor 7923d 20h /dbg_interface/tags/highland_ver1/
55 Revision 1.6. Trst changed to active high !!!. In order to be compliant with the
standard, reset needs to be negated on the upper layer.		 mohor 7923d 20h /dbg_interface/tags/highland_ver1/
53 Trst active high. Inverted on higher layer. mohor 7923d 21h /dbg_interface/tags/highland_ver1/
52 Trst signal is not inverted here any more. Inverted on higher layer !!!. mohor 7923d 21h /dbg_interface/tags/highland_ver1/
51 WISHBONE Scan Chain is changed to reflect state of the WISHBONE access (WBInProgress bit added). Internal counter is used (counts 256 wb_clk cycles) and when counter exceeds that value, wb_cyc_o is negated. mohor 7951d 09h /dbg_interface/tags/highland_ver1/
50 Revision 1.5 of the document ready. WISHBONE Scan Chain changed. mohor 7951d 10h /dbg_interface/tags/highland_ver1/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.