OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [highland_ver1/] [bench/] - Rev 93

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
93 tmp version. mohor 7465d 07h /dbg_interface/tags/highland_ver1/bench/
92 temp version. mohor 7468d 10h /dbg_interface/tags/highland_ver1/bench/
91 tmp version. mohor 7469d 06h /dbg_interface/tags/highland_ver1/bench/
90 tmp version. mohor 7470d 00h /dbg_interface/tags/highland_ver1/bench/
89 temp4 version. mohor 7471d 06h /dbg_interface/tags/highland_ver1/bench/
88 temp3 version. mohor 7472d 01h /dbg_interface/tags/highland_ver1/bench/
87 tmp2 version. mohor 7473d 06h /dbg_interface/tags/highland_ver1/bench/
80 New version of the debug interface. Not finished, yet. mohor 7486d 04h /dbg_interface/tags/highland_ver1/bench/
75 Simulation files. mohor 7547d 02h /dbg_interface/tags/highland_ver1/bench/
73 CRC logic changed. mohor 7547d 02h /dbg_interface/tags/highland_ver1/bench/
63 Three more chains added for cpu debug access. simons 7603d 04h /dbg_interface/tags/highland_ver1/bench/
47 mon_cntl_o signals that controls monitor mux added. mohor 8081d 04h /dbg_interface/tags/highland_ver1/bench/
38 Few outputs for boundary scan chain added. mohor 8137d 04h /dbg_interface/tags/highland_ver1/bench/
36 Structure changed. Hooks for jtag chain added. mohor 8141d 03h /dbg_interface/tags/highland_ver1/bench/
17 dbg_timescale.v changed to timescale.v This is done for the simulation of
few different cores in a single project.		 mohor 8281d 07h /dbg_interface/tags/highland_ver1/bench/
15 bs_chain_o added. mohor 8283d 08h /dbg_interface/tags/highland_ver1/bench/
13 Signal names changed to lowercase. mohor 8284d 08h /dbg_interface/tags/highland_ver1/bench/
12 Wishbone interface added, few fixes for better performance,
hooks for boundary scan testing added.		 mohor 8285d 08h /dbg_interface/tags/highland_ver1/bench/
11 Changes connected to the OpenRISC access (SPR read, SPR write). mohor 8306d 04h /dbg_interface/tags/highland_ver1/bench/
9 Working version. Few bugs fixed, comments added. mohor 8310d 08h /dbg_interface/tags/highland_ver1/bench/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.