OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [highland_ver1/] [rtl/] [verilog/] - Rev 121

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
121 Port signals are all set to zero after reset. mohor 7511d 21h /dbg_interface/tags/highland_ver1/rtl/verilog/
119 cpu_stall_o activated as soon as bp occurs. mohor 7512d 00h /dbg_interface/tags/highland_ver1/rtl/verilog/
117 Define name changed. mohor 7513d 20h /dbg_interface/tags/highland_ver1/rtl/verilog/
108 Reset values width added because of FV, a good sentence changed because some tools can not handle it. simons 7515d 03h /dbg_interface/tags/highland_ver1/rtl/verilog/
106 Sensitivity list updated. simons 7516d 01h /dbg_interface/tags/highland_ver1/rtl/verilog/
104 cpu_tall_o is set with cpu_stb_o or register. mohor 7516d 16h /dbg_interface/tags/highland_ver1/rtl/verilog/
102 New version. mohor 7516d 17h /dbg_interface/tags/highland_ver1/rtl/verilog/
101 Almost finished. mohor 7516d 18h /dbg_interface/tags/highland_ver1/rtl/verilog/
100 *** empty log message *** mohor 7517d 20h /dbg_interface/tags/highland_ver1/rtl/verilog/
99 cpu registers added. mohor 7517d 20h /dbg_interface/tags/highland_ver1/rtl/verilog/
97 Working. mohor 7518d 22h /dbg_interface/tags/highland_ver1/rtl/verilog/
95 Temp version. mohor 7519d 12h /dbg_interface/tags/highland_ver1/rtl/verilog/
94 temp version. Resets will be changed in next version. mohor 7519d 22h /dbg_interface/tags/highland_ver1/rtl/verilog/
93 tmp version. mohor 7520d 23h /dbg_interface/tags/highland_ver1/rtl/verilog/
92 temp version. mohor 7524d 03h /dbg_interface/tags/highland_ver1/rtl/verilog/
91 tmp version. mohor 7524d 22h /dbg_interface/tags/highland_ver1/rtl/verilog/
90 tmp version. mohor 7525d 17h /dbg_interface/tags/highland_ver1/rtl/verilog/
89 temp4 version. mohor 7526d 23h /dbg_interface/tags/highland_ver1/rtl/verilog/
88 temp3 version. mohor 7527d 17h /dbg_interface/tags/highland_ver1/rtl/verilog/
87 tmp2 version. mohor 7528d 22h /dbg_interface/tags/highland_ver1/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.