OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [highland_ver1/] [rtl/] [verilog/] - Rev 99

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
99 cpu registers added. mohor 7517d 19h /dbg_interface/tags/highland_ver1/rtl/verilog/
97 Working. mohor 7518d 22h /dbg_interface/tags/highland_ver1/rtl/verilog/
95 Temp version. mohor 7519d 11h /dbg_interface/tags/highland_ver1/rtl/verilog/
94 temp version. Resets will be changed in next version. mohor 7519d 22h /dbg_interface/tags/highland_ver1/rtl/verilog/
93 tmp version. mohor 7520d 23h /dbg_interface/tags/highland_ver1/rtl/verilog/
92 temp version. mohor 7524d 02h /dbg_interface/tags/highland_ver1/rtl/verilog/
91 tmp version. mohor 7524d 21h /dbg_interface/tags/highland_ver1/rtl/verilog/
90 tmp version. mohor 7525d 16h /dbg_interface/tags/highland_ver1/rtl/verilog/
89 temp4 version. mohor 7526d 22h /dbg_interface/tags/highland_ver1/rtl/verilog/
88 temp3 version. mohor 7527d 17h /dbg_interface/tags/highland_ver1/rtl/verilog/
87 tmp2 version. mohor 7528d 22h /dbg_interface/tags/highland_ver1/rtl/verilog/
86 Tmp version. mohor 7541d 18h /dbg_interface/tags/highland_ver1/rtl/verilog/
83 Small fix. mohor 7541d 19h /dbg_interface/tags/highland_ver1/rtl/verilog/
82 New directory structure. New version of the debug interface. mohor 7541d 19h /dbg_interface/tags/highland_ver1/rtl/verilog/
81 New directory structure. New version of the debug interface.
Files that are not needed removed.		 mohor 7541d 19h /dbg_interface/tags/highland_ver1/rtl/verilog/
77 MBIST chain connection fixed. mohor 7602d 16h /dbg_interface/tags/highland_ver1/rtl/verilog/
73 CRC logic changed. mohor 7602d 18h /dbg_interface/tags/highland_ver1/rtl/verilog/
71 Mbist support added. simons 7605d 00h /dbg_interface/tags/highland_ver1/rtl/verilog/
67 Lower two address lines must be always zero. simons 7637d 20h /dbg_interface/tags/highland_ver1/rtl/verilog/
65 WB_CNTL register added, some syncronization fixes. simons 7638d 20h /dbg_interface/tags/highland_ver1/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.