OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [highland_ver1/] [sim/] [rtl_sim/] - Rev 126

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
126 run_sim.scr renamed to run_sim for VATS. mohor 7570d 20h /dbg_interface/tags/highland_ver1/sim/rtl_sim/
102 New version. mohor 7580d 13h /dbg_interface/tags/highland_ver1/sim/rtl_sim/
101 Almost finished. mohor 7580d 14h /dbg_interface/tags/highland_ver1/sim/rtl_sim/
99 cpu registers added. mohor 7581d 16h /dbg_interface/tags/highland_ver1/sim/rtl_sim/
97 Working. mohor 7582d 19h /dbg_interface/tags/highland_ver1/sim/rtl_sim/
85 New directory structure. New debug interface. mohor 7605d 15h /dbg_interface/tags/highland_ver1/sim/rtl_sim/
84 Removed files that are not needed any more. mohor 7605d 15h /dbg_interface/tags/highland_ver1/sim/rtl_sim/
75 Simulation files. mohor 7666d 14h /dbg_interface/tags/highland_ver1/sim/rtl_sim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.