OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [old_debug/] - Rev 78

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
78 This commit was manufactured by cvs2svn to create tag 'old_debug'. 7594d 13h /dbg_interface/tags/old_debug/
77 MBIST chain connection fixed. mohor 7594d 13h /dbg_interface/tags/old_debug/
75 Simulation files. mohor 7594d 14h /dbg_interface/tags/old_debug/
74 Removed. mohor 7594d 14h /dbg_interface/tags/old_debug/
73 CRC logic changed. mohor 7594d 14h /dbg_interface/tags/old_debug/
71 Mbist support added. simons 7596d 21h /dbg_interface/tags/old_debug/
70 A pdf copy of existing doc document. simons 7603d 23h /dbg_interface/tags/old_debug/
69 WBCNTL added, multiple CPU support described. simons 7624d 12h /dbg_interface/tags/old_debug/
67 Lower two address lines must be always zero. simons 7629d 17h /dbg_interface/tags/old_debug/
65 WB_CNTL register added, some syncronization fixes. simons 7630d 16h /dbg_interface/tags/old_debug/
63 Three more chains added for cpu debug access. simons 7650d 17h /dbg_interface/tags/old_debug/
61 Lapsus fixed. simons 7678d 17h /dbg_interface/tags/old_debug/
59 Reset value for riscsel register set to 1. simons 7678d 17h /dbg_interface/tags/old_debug/
57 Multiple cpu support added. simons 7678d 18h /dbg_interface/tags/old_debug/
56 Revision 1.6. Trst changed to active high !!!. In order to be compliant with the
standard, reset needs to be negated on the upper layer.		 mohor 7945d 15h /dbg_interface/tags/old_debug/
55 Revision 1.6. Trst changed to active high !!!. In order to be compliant with the
standard, reset needs to be negated on the upper layer.		 mohor 7945d 15h /dbg_interface/tags/old_debug/
53 Trst active high. Inverted on higher layer. mohor 7945d 16h /dbg_interface/tags/old_debug/
52 Trst signal is not inverted here any more. Inverted on higher layer !!!. mohor 7945d 16h /dbg_interface/tags/old_debug/
51 WISHBONE Scan Chain is changed to reflect state of the WISHBONE access (WBInProgress bit added). Internal counter is used (counts 256 wb_clk cycles) and when counter exceeds that value, wb_cyc_o is negated. mohor 7973d 04h /dbg_interface/tags/old_debug/
50 Revision 1.5 of the document ready. WISHBONE Scan Chain changed. mohor 7973d 05h /dbg_interface/tags/old_debug/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.