OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [old_debug/] [bench/] - Rev 75

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
75 Simulation files. mohor 7546d 19h /dbg_interface/tags/old_debug/bench/
73 CRC logic changed. mohor 7546d 19h /dbg_interface/tags/old_debug/bench/
63 Three more chains added for cpu debug access. simons 7602d 21h /dbg_interface/tags/old_debug/bench/
47 mon_cntl_o signals that controls monitor mux added. mohor 8080d 20h /dbg_interface/tags/old_debug/bench/
38 Few outputs for boundary scan chain added. mohor 8136d 21h /dbg_interface/tags/old_debug/bench/
36 Structure changed. Hooks for jtag chain added. mohor 8140d 20h /dbg_interface/tags/old_debug/bench/
17 dbg_timescale.v changed to timescale.v This is done for the simulation of
few different cores in a single project.		 mohor 8281d 00h /dbg_interface/tags/old_debug/bench/
15 bs_chain_o added. mohor 8283d 01h /dbg_interface/tags/old_debug/bench/
13 Signal names changed to lowercase. mohor 8284d 01h /dbg_interface/tags/old_debug/bench/
12 Wishbone interface added, few fixes for better performance,
hooks for boundary scan testing added.		 mohor 8285d 01h /dbg_interface/tags/old_debug/bench/
11 Changes connected to the OpenRISC access (SPR read, SPR write). mohor 8305d 21h /dbg_interface/tags/old_debug/bench/
9 Working version. Few bugs fixed, comments added. mohor 8310d 01h /dbg_interface/tags/old_debug/bench/
6 Minor changes for simulation. mohor 8310d 23h /dbg_interface/tags/old_debug/bench/
5 Trace fixed. Some registers changed, trace simplified. mohor 8311d 21h /dbg_interface/tags/old_debug/bench/
2 Initial official release. mohor 8316d 21h /dbg_interface/tags/old_debug/bench/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.