OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [old_debug/] [rtl/] - Rev 158

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
158 root 5568d 04h /dbg_interface/tags/old_debug/rtl/
78 This commit was manufactured by cvs2svn to create tag 'old_debug'. 7533d 05h /dbg_interface/tags/old_debug/rtl/
77 MBIST chain connection fixed. mohor 7533d 05h /dbg_interface/tags/old_debug/rtl/
73 CRC logic changed. mohor 7533d 07h /dbg_interface/tags/old_debug/rtl/
71 Mbist support added. simons 7535d 14h /dbg_interface/tags/old_debug/rtl/
67 Lower two address lines must be always zero. simons 7568d 09h /dbg_interface/tags/old_debug/rtl/
65 WB_CNTL register added, some syncronization fixes. simons 7569d 09h /dbg_interface/tags/old_debug/rtl/
63 Three more chains added for cpu debug access. simons 7589d 10h /dbg_interface/tags/old_debug/rtl/
61 Lapsus fixed. simons 7617d 09h /dbg_interface/tags/old_debug/rtl/
59 Reset value for riscsel register set to 1. simons 7617d 10h /dbg_interface/tags/old_debug/rtl/
57 Multiple cpu support added. simons 7617d 11h /dbg_interface/tags/old_debug/rtl/
53 Trst active high. Inverted on higher layer. mohor 7884d 09h /dbg_interface/tags/old_debug/rtl/
52 Trst signal is not inverted here any more. Inverted on higher layer !!!. mohor 7884d 09h /dbg_interface/tags/old_debug/rtl/
51 WISHBONE Scan Chain is changed to reflect state of the WISHBONE access (WBInProgress bit added). Internal counter is used (counts 256 wb_clk cycles) and when counter exceeds that value, wb_cyc_o is negated. mohor 7911d 21h /dbg_interface/tags/old_debug/rtl/
47 mon_cntl_o signals that controls monitor mux added. mohor 8067d 09h /dbg_interface/tags/old_debug/rtl/
46 Asynchronous reset used instead of synchronous. mohor 8075d 15h /dbg_interface/tags/old_debug/rtl/
45 tdo_padoen_o changed to tdo_padoe_o. Signal is active high. mohor 8082d 11h /dbg_interface/tags/old_debug/rtl/
44 Signal names changed to lower case. mohor 8082d 11h /dbg_interface/tags/old_debug/rtl/
43 Intentional error removed. mohor 8087d 10h /dbg_interface/tags/old_debug/rtl/
42 A block for checking possible simulation/synthesis missmatch added. mohor 8087d 12h /dbg_interface/tags/old_debug/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.