OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_14/] - Rev 67

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
67 Lower two address lines must be always zero. simons 7701d 16h /dbg_interface/tags/rel_14/
65 WB_CNTL register added, some syncronization fixes. simons 7702d 16h /dbg_interface/tags/rel_14/
63 Three more chains added for cpu debug access. simons 7722d 17h /dbg_interface/tags/rel_14/
61 Lapsus fixed. simons 7750d 16h /dbg_interface/tags/rel_14/
59 Reset value for riscsel register set to 1. simons 7750d 17h /dbg_interface/tags/rel_14/
57 Multiple cpu support added. simons 7750d 18h /dbg_interface/tags/rel_14/
56 Revision 1.6. Trst changed to active high !!!. In order to be compliant with the
standard, reset needs to be negated on the upper layer.		 mohor 8017d 14h /dbg_interface/tags/rel_14/
55 Revision 1.6. Trst changed to active high !!!. In order to be compliant with the
standard, reset needs to be negated on the upper layer.		 mohor 8017d 15h /dbg_interface/tags/rel_14/
53 Trst active high. Inverted on higher layer. mohor 8017d 16h /dbg_interface/tags/rel_14/
52 Trst signal is not inverted here any more. Inverted on higher layer !!!. mohor 8017d 16h /dbg_interface/tags/rel_14/
51 WISHBONE Scan Chain is changed to reflect state of the WISHBONE access (WBInProgress bit added). Internal counter is used (counts 256 wb_clk cycles) and when counter exceeds that value, wb_cyc_o is negated. mohor 8045d 04h /dbg_interface/tags/rel_14/
50 Revision 1.5 of the document ready. WISHBONE Scan Chain changed. mohor 8045d 05h /dbg_interface/tags/rel_14/
47 mon_cntl_o signals that controls monitor mux added. mohor 8200d 16h /dbg_interface/tags/rel_14/
46 Asynchronous reset used instead of synchronous. mohor 8208d 22h /dbg_interface/tags/rel_14/
45 tdo_padoen_o changed to tdo_padoe_o. Signal is active high. mohor 8215d 18h /dbg_interface/tags/rel_14/
44 Signal names changed to lower case. mohor 8215d 18h /dbg_interface/tags/rel_14/
43 Intentional error removed. mohor 8220d 17h /dbg_interface/tags/rel_14/
42 A block for checking possible simulation/synthesis missmatch added. mohor 8220d 19h /dbg_interface/tags/rel_14/
41 Function changed to logic because of some synthesis warnings. mohor 8228d 16h /dbg_interface/tags/rel_14/
40 Signal tdo_padoe_o changed back to tdo_padoen_o. mohor 8242d 16h /dbg_interface/tags/rel_14/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.