OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_15/] [rtl/] [verilog/] - Rev 41

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
41 Function changed to logic because of some synthesis warnings. mohor 8165d 16h /dbg_interface/tags/rel_15/rtl/verilog/
40 Signal tdo_padoe_o changed back to tdo_padoen_o. mohor 8179d 16h /dbg_interface/tags/rel_15/rtl/verilog/
39 tdo_padoen_o changed to tdo_padoe_o. Signal was always active high, just
not named correctly.		 mohor 8180d 17h /dbg_interface/tags/rel_15/rtl/verilog/
38 Few outputs for boundary scan chain added. mohor 8193d 16h /dbg_interface/tags/rel_15/rtl/verilog/
37 tap_top and dbg_top modules are put into two separate modules. tap_top
contains only tap state machine and related logic. dbg_top contains all
logic necessery for debugging.		 mohor 8193d 20h /dbg_interface/tags/rel_15/rtl/verilog/
36 Structure changed. Hooks for jtag chain added. mohor 8197d 15h /dbg_interface/tags/rel_15/rtl/verilog/
33 LatchedJTAG_IR used when muxing TDO instead of JTAG_IR. mohor 8227d 18h /dbg_interface/tags/rel_15/rtl/verilog/
32 Stupid bug that was entered by previous update fixed. mohor 8228d 17h /dbg_interface/tags/rel_15/rtl/verilog/
31 trst synchronization is not needed and was removed. mohor 8228d 18h /dbg_interface/tags/rel_15/rtl/verilog/
30 IDCODE bug fixed, chains reused to decreas size of core. Data is shifted-in
not filled-in. Tested in hw.		 mohor 8239d 22h /dbg_interface/tags/rel_15/rtl/verilog/
28 TDO and TDO Enable signal are separated into two signals. mohor 8275d 19h /dbg_interface/tags/rel_15/rtl/verilog/
27 Warnings from synthesys tools fixed. mohor 8289d 20h /dbg_interface/tags/rel_15/rtl/verilog/
26 Warnings from synthesys tools fixed. mohor 8289d 20h /dbg_interface/tags/rel_15/rtl/verilog/
25 trst signal is synchronized to wb_clk_i. mohor 8290d 17h /dbg_interface/tags/rel_15/rtl/verilog/
23 Trace disabled by default. mohor 8297d 21h /dbg_interface/tags/rel_15/rtl/verilog/
22 Register length fixed. mohor 8297d 21h /dbg_interface/tags/rel_15/rtl/verilog/
21 CRC is returned when chain selection data is transmitted. mohor 8298d 17h /dbg_interface/tags/rel_15/rtl/verilog/
20 Crc generation is different for read or write commands. Small synthesys fixes. mohor 8299d 19h /dbg_interface/tags/rel_15/rtl/verilog/
19 Wishbone data latched on wb_clk_i instead of risc_clk. mohor 8311d 20h /dbg_interface/tags/rel_15/rtl/verilog/
18 Reset signals are not combined any more. mohor 8314d 05h /dbg_interface/tags/rel_15/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.