OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_15/] [rtl/] [verilog/] - Rev 42

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
42 A block for checking possible simulation/synthesis missmatch added. mohor 8126d 16h /dbg_interface/tags/rel_15/rtl/verilog/
41 Function changed to logic because of some synthesis warnings. mohor 8134d 13h /dbg_interface/tags/rel_15/rtl/verilog/
40 Signal tdo_padoe_o changed back to tdo_padoen_o. mohor 8148d 13h /dbg_interface/tags/rel_15/rtl/verilog/
39 tdo_padoen_o changed to tdo_padoe_o. Signal was always active high, just
not named correctly.		 mohor 8149d 14h /dbg_interface/tags/rel_15/rtl/verilog/
38 Few outputs for boundary scan chain added. mohor 8162d 13h /dbg_interface/tags/rel_15/rtl/verilog/
37 tap_top and dbg_top modules are put into two separate modules. tap_top
contains only tap state machine and related logic. dbg_top contains all
logic necessery for debugging.		 mohor 8162d 17h /dbg_interface/tags/rel_15/rtl/verilog/
36 Structure changed. Hooks for jtag chain added. mohor 8166d 12h /dbg_interface/tags/rel_15/rtl/verilog/
33 LatchedJTAG_IR used when muxing TDO instead of JTAG_IR. mohor 8196d 15h /dbg_interface/tags/rel_15/rtl/verilog/
32 Stupid bug that was entered by previous update fixed. mohor 8197d 14h /dbg_interface/tags/rel_15/rtl/verilog/
31 trst synchronization is not needed and was removed. mohor 8197d 15h /dbg_interface/tags/rel_15/rtl/verilog/
30 IDCODE bug fixed, chains reused to decreas size of core. Data is shifted-in
not filled-in. Tested in hw.		 mohor 8208d 20h /dbg_interface/tags/rel_15/rtl/verilog/
28 TDO and TDO Enable signal are separated into two signals. mohor 8244d 16h /dbg_interface/tags/rel_15/rtl/verilog/
27 Warnings from synthesys tools fixed. mohor 8258d 18h /dbg_interface/tags/rel_15/rtl/verilog/
26 Warnings from synthesys tools fixed. mohor 8258d 18h /dbg_interface/tags/rel_15/rtl/verilog/
25 trst signal is synchronized to wb_clk_i. mohor 8259d 14h /dbg_interface/tags/rel_15/rtl/verilog/
23 Trace disabled by default. mohor 8266d 18h /dbg_interface/tags/rel_15/rtl/verilog/
22 Register length fixed. mohor 8266d 18h /dbg_interface/tags/rel_15/rtl/verilog/
21 CRC is returned when chain selection data is transmitted. mohor 8267d 14h /dbg_interface/tags/rel_15/rtl/verilog/
20 Crc generation is different for read or write commands. Small synthesys fixes. mohor 8268d 17h /dbg_interface/tags/rel_15/rtl/verilog/
19 Wishbone data latched on wb_clk_i instead of risc_clk. mohor 8280d 18h /dbg_interface/tags/rel_15/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.