OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_15/] [rtl/] [verilog/] - Rev 67

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
67 Lower two address lines must be always zero. simons 7637d 10h /dbg_interface/tags/rel_15/rtl/verilog/
65 WB_CNTL register added, some syncronization fixes. simons 7638d 09h /dbg_interface/tags/rel_15/rtl/verilog/
63 Three more chains added for cpu debug access. simons 7658d 10h /dbg_interface/tags/rel_15/rtl/verilog/
61 Lapsus fixed. simons 7686d 10h /dbg_interface/tags/rel_15/rtl/verilog/
59 Reset value for riscsel register set to 1. simons 7686d 10h /dbg_interface/tags/rel_15/rtl/verilog/
57 Multiple cpu support added. simons 7686d 12h /dbg_interface/tags/rel_15/rtl/verilog/
53 Trst active high. Inverted on higher layer. mohor 7953d 10h /dbg_interface/tags/rel_15/rtl/verilog/
52 Trst signal is not inverted here any more. Inverted on higher layer !!!. mohor 7953d 10h /dbg_interface/tags/rel_15/rtl/verilog/
51 WISHBONE Scan Chain is changed to reflect state of the WISHBONE access (WBInProgress bit added). Internal counter is used (counts 256 wb_clk cycles) and when counter exceeds that value, wb_cyc_o is negated. mohor 7980d 21h /dbg_interface/tags/rel_15/rtl/verilog/
47 mon_cntl_o signals that controls monitor mux added. mohor 8136d 09h /dbg_interface/tags/rel_15/rtl/verilog/
46 Asynchronous reset used instead of synchronous. mohor 8144d 15h /dbg_interface/tags/rel_15/rtl/verilog/
45 tdo_padoen_o changed to tdo_padoe_o. Signal is active high. mohor 8151d 11h /dbg_interface/tags/rel_15/rtl/verilog/
44 Signal names changed to lower case. mohor 8151d 11h /dbg_interface/tags/rel_15/rtl/verilog/
43 Intentional error removed. mohor 8156d 11h /dbg_interface/tags/rel_15/rtl/verilog/
42 A block for checking possible simulation/synthesis missmatch added. mohor 8156d 13h /dbg_interface/tags/rel_15/rtl/verilog/
41 Function changed to logic because of some synthesis warnings. mohor 8164d 10h /dbg_interface/tags/rel_15/rtl/verilog/
40 Signal tdo_padoe_o changed back to tdo_padoen_o. mohor 8178d 10h /dbg_interface/tags/rel_15/rtl/verilog/
39 tdo_padoen_o changed to tdo_padoe_o. Signal was always active high, just
not named correctly.		 mohor 8179d 11h /dbg_interface/tags/rel_15/rtl/verilog/
38 Few outputs for boundary scan chain added. mohor 8192d 10h /dbg_interface/tags/rel_15/rtl/verilog/
37 tap_top and dbg_top modules are put into two separate modules. tap_top
contains only tap state machine and related logic. dbg_top contains all
logic necessery for debugging.		 mohor 8192d 14h /dbg_interface/tags/rel_15/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.