OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_19/] - Rev 121

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
121 Port signals are all set to zero after reset. mohor 7526d 20h /dbg_interface/tags/rel_19/
120 test stall_test added. mohor 7526d 23h /dbg_interface/tags/rel_19/
119 cpu_stall_o activated as soon as bp occurs. mohor 7527d 00h /dbg_interface/tags/rel_19/
117 Define name changed. mohor 7528d 20h /dbg_interface/tags/rel_19/
116 Data latching changed when testing WB. mohor 7528d 20h /dbg_interface/tags/rel_19/
115 More debug data added. mohor 7529d 00h /dbg_interface/tags/rel_19/
114 CRC generation iand verification in bench changed. mohor 7529d 01h /dbg_interface/tags/rel_19/
113 IDCODE test improved. mohor 7529d 02h /dbg_interface/tags/rel_19/
112 dbg_tb_defines.v not used. mohor 7529d 21h /dbg_interface/tags/rel_19/
111 Define tap_defines.v added to test bench. mohor 7529d 21h /dbg_interface/tags/rel_19/
110 Waiting for "ready" improved. mohor 7529d 22h /dbg_interface/tags/rel_19/
108 Reset values width added because of FV, a good sentence changed because some tools can not handle it. simons 7530d 03h /dbg_interface/tags/rel_19/
106 Sensitivity list updated. simons 7531d 01h /dbg_interface/tags/rel_19/
104 cpu_tall_o is set with cpu_stb_o or register. mohor 7531d 16h /dbg_interface/tags/rel_19/
102 New version. mohor 7531d 16h /dbg_interface/tags/rel_19/
101 Almost finished. mohor 7531d 17h /dbg_interface/tags/rel_19/
100 *** empty log message *** mohor 7532d 20h /dbg_interface/tags/rel_19/
99 cpu registers added. mohor 7532d 20h /dbg_interface/tags/rel_19/
97 Working. mohor 7533d 22h /dbg_interface/tags/rel_19/
96 Working. mohor 7534d 00h /dbg_interface/tags/rel_19/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.