OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_19/] - Rev 67

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
67 Lower two address lines must be always zero. simons 7621d 06h /dbg_interface/tags/rel_19/
65 WB_CNTL register added, some syncronization fixes. simons 7622d 06h /dbg_interface/tags/rel_19/
63 Three more chains added for cpu debug access. simons 7642d 06h /dbg_interface/tags/rel_19/
61 Lapsus fixed. simons 7670d 06h /dbg_interface/tags/rel_19/
59 Reset value for riscsel register set to 1. simons 7670d 07h /dbg_interface/tags/rel_19/
57 Multiple cpu support added. simons 7670d 08h /dbg_interface/tags/rel_19/
56 Revision 1.6. Trst changed to active high !!!. In order to be compliant with the
standard, reset needs to be negated on the upper layer.		 mohor 7937d 04h /dbg_interface/tags/rel_19/
55 Revision 1.6. Trst changed to active high !!!. In order to be compliant with the
standard, reset needs to be negated on the upper layer.		 mohor 7937d 04h /dbg_interface/tags/rel_19/
53 Trst active high. Inverted on higher layer. mohor 7937d 06h /dbg_interface/tags/rel_19/
52 Trst signal is not inverted here any more. Inverted on higher layer !!!. mohor 7937d 06h /dbg_interface/tags/rel_19/
51 WISHBONE Scan Chain is changed to reflect state of the WISHBONE access (WBInProgress bit added). Internal counter is used (counts 256 wb_clk cycles) and when counter exceeds that value, wb_cyc_o is negated. mohor 7964d 18h /dbg_interface/tags/rel_19/
50 Revision 1.5 of the document ready. WISHBONE Scan Chain changed. mohor 7964d 18h /dbg_interface/tags/rel_19/
47 mon_cntl_o signals that controls monitor mux added. mohor 8120d 06h /dbg_interface/tags/rel_19/
46 Asynchronous reset used instead of synchronous. mohor 8128d 12h /dbg_interface/tags/rel_19/
45 tdo_padoen_o changed to tdo_padoe_o. Signal is active high. mohor 8135d 07h /dbg_interface/tags/rel_19/
44 Signal names changed to lower case. mohor 8135d 07h /dbg_interface/tags/rel_19/
43 Intentional error removed. mohor 8140d 07h /dbg_interface/tags/rel_19/
42 A block for checking possible simulation/synthesis missmatch added. mohor 8140d 09h /dbg_interface/tags/rel_19/
41 Function changed to logic because of some synthesis warnings. mohor 8148d 06h /dbg_interface/tags/rel_19/
40 Signal tdo_padoe_o changed back to tdo_padoen_o. mohor 8162d 06h /dbg_interface/tags/rel_19/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.