OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_21/] - Rev 36

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
36 Structure changed. Hooks for jtag chain added. mohor 8195d 08h /dbg_interface/tags/rel_21/
35 Dbg support datasheet added to cvs. mohor 8219d 13h /dbg_interface/tags/rel_21/
34 Product brief added to cvs. mohor 8220d 07h /dbg_interface/tags/rel_21/
33 LatchedJTAG_IR used when muxing TDO instead of JTAG_IR. mohor 8225d 11h /dbg_interface/tags/rel_21/
32 Stupid bug that was entered by previous update fixed. mohor 8226d 10h /dbg_interface/tags/rel_21/
31 trst synchronization is not needed and was removed. mohor 8226d 11h /dbg_interface/tags/rel_21/
30 IDCODE bug fixed, chains reused to decreas size of core. Data is shifted-in
not filled-in. Tested in hw.		 mohor 8237d 16h /dbg_interface/tags/rel_21/
29 Document revised and put tp better form. mohor 8241d 05h /dbg_interface/tags/rel_21/
28 TDO and TDO Enable signal are separated into two signals. mohor 8273d 12h /dbg_interface/tags/rel_21/
27 Warnings from synthesys tools fixed. mohor 8287d 14h /dbg_interface/tags/rel_21/
26 Warnings from synthesys tools fixed. mohor 8287d 14h /dbg_interface/tags/rel_21/
25 trst signal is synchronized to wb_clk_i. mohor 8288d 10h /dbg_interface/tags/rel_21/
24 CRC changed so more thorough testing is done. mohor 8289d 12h /dbg_interface/tags/rel_21/
23 Trace disabled by default. mohor 8295d 14h /dbg_interface/tags/rel_21/
22 Register length fixed. mohor 8295d 14h /dbg_interface/tags/rel_21/
21 CRC is returned when chain selection data is transmitted. mohor 8296d 10h /dbg_interface/tags/rel_21/
20 Crc generation is different for read or write commands. Small synthesys fixes. mohor 8297d 13h /dbg_interface/tags/rel_21/
19 Wishbone data latched on wb_clk_i instead of risc_clk. mohor 8309d 13h /dbg_interface/tags/rel_21/
18 Reset signals are not combined any more. mohor 8311d 22h /dbg_interface/tags/rel_21/
17 dbg_timescale.v changed to timescale.v This is done for the simulation of
few different cores in a single project.		 mohor 8335d 12h /dbg_interface/tags/rel_21/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.