URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_21/] [bench/] - Rev 128

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
128	Defines WISHBONE_SUPPORTED and CPU_SUPPORTED added. By default both are turned on.	mohor	7513d 13h	/dbg_interface/tags/rel_21/bench/
124	Display for VATS added.	mohor	7518d 09h	/dbg_interface/tags/rel_21/bench/
121	Port signals are all set to zero after reset.	mohor	7521d 09h	/dbg_interface/tags/rel_21/bench/
120	test stall_test added.	mohor	7521d 12h	/dbg_interface/tags/rel_21/bench/
117	Define name changed.	mohor	7523d 09h	/dbg_interface/tags/rel_21/bench/
116	Data latching changed when testing WB.	mohor	7523d 09h	/dbg_interface/tags/rel_21/bench/
115	More debug data added.	mohor	7523d 13h	/dbg_interface/tags/rel_21/bench/
114	CRC generation iand verification in bench changed.	mohor	7523d 14h	/dbg_interface/tags/rel_21/bench/
113	IDCODE test improved.	mohor	7523d 15h	/dbg_interface/tags/rel_21/bench/
112	dbg_tb_defines.v not used.	mohor	7524d 10h	/dbg_interface/tags/rel_21/bench/
111	Define tap_defines.v added to test bench.	mohor	7524d 10h	/dbg_interface/tags/rel_21/bench/
110	Waiting for "ready" improved.	mohor	7524d 11h	/dbg_interface/tags/rel_21/bench/
102	New version.	mohor	7526d 05h	/dbg_interface/tags/rel_21/bench/
101	Almost finished.	mohor	7526d 06h	/dbg_interface/tags/rel_21/bench/
99	cpu registers added.	mohor	7527d 08h	/dbg_interface/tags/rel_21/bench/
96	Working.	mohor	7528d 12h	/dbg_interface/tags/rel_21/bench/
95	Temp version.	mohor	7529d 00h	/dbg_interface/tags/rel_21/bench/
93	tmp version.	mohor	7530d 12h	/dbg_interface/tags/rel_21/bench/
92	temp version.	mohor	7533d 15h	/dbg_interface/tags/rel_21/bench/
91	tmp version.	mohor	7534d 10h	/dbg_interface/tags/rel_21/bench/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_21/] [bench/] - Rev 128

Filtering Options