OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_21/] [bench/] - Rev 87

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
87 tmp2 version. mohor 7478d 08h /dbg_interface/tags/rel_21/bench/
80 New version of the debug interface. Not finished, yet. mohor 7491d 06h /dbg_interface/tags/rel_21/bench/
75 Simulation files. mohor 7552d 04h /dbg_interface/tags/rel_21/bench/
73 CRC logic changed. mohor 7552d 04h /dbg_interface/tags/rel_21/bench/
63 Three more chains added for cpu debug access. simons 7608d 07h /dbg_interface/tags/rel_21/bench/
47 mon_cntl_o signals that controls monitor mux added. mohor 8086d 06h /dbg_interface/tags/rel_21/bench/
38 Few outputs for boundary scan chain added. mohor 8142d 06h /dbg_interface/tags/rel_21/bench/
36 Structure changed. Hooks for jtag chain added. mohor 8146d 05h /dbg_interface/tags/rel_21/bench/
17 dbg_timescale.v changed to timescale.v This is done for the simulation of
few different cores in a single project.		 mohor 8286d 09h /dbg_interface/tags/rel_21/bench/
15 bs_chain_o added. mohor 8288d 10h /dbg_interface/tags/rel_21/bench/
13 Signal names changed to lowercase. mohor 8289d 11h /dbg_interface/tags/rel_21/bench/
12 Wishbone interface added, few fixes for better performance,
hooks for boundary scan testing added.		 mohor 8290d 11h /dbg_interface/tags/rel_21/bench/
11 Changes connected to the OpenRISC access (SPR read, SPR write). mohor 8311d 07h /dbg_interface/tags/rel_21/bench/
9 Working version. Few bugs fixed, comments added. mohor 8315d 11h /dbg_interface/tags/rel_21/bench/
6 Minor changes for simulation. mohor 8316d 09h /dbg_interface/tags/rel_21/bench/
5 Trace fixed. Some registers changed, trace simplified. mohor 8317d 06h /dbg_interface/tags/rel_21/bench/
2 Initial official release. mohor 8322d 07h /dbg_interface/tags/rel_21/bench/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.