OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_21/] [bench/] [verilog/] - Rev 99

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
99 cpu registers added. mohor 7465d 03h /dbg_interface/tags/rel_21/bench/verilog/
96 Working. mohor 7466d 07h /dbg_interface/tags/rel_21/bench/verilog/
95 Temp version. mohor 7466d 19h /dbg_interface/tags/rel_21/bench/verilog/
93 tmp version. mohor 7468d 06h /dbg_interface/tags/rel_21/bench/verilog/
92 temp version. mohor 7471d 10h /dbg_interface/tags/rel_21/bench/verilog/
91 tmp version. mohor 7472d 05h /dbg_interface/tags/rel_21/bench/verilog/
90 tmp version. mohor 7473d 00h /dbg_interface/tags/rel_21/bench/verilog/
89 temp4 version. mohor 7474d 06h /dbg_interface/tags/rel_21/bench/verilog/
88 temp3 version. mohor 7475d 00h /dbg_interface/tags/rel_21/bench/verilog/
87 tmp2 version. mohor 7476d 05h /dbg_interface/tags/rel_21/bench/verilog/
80 New version of the debug interface. Not finished, yet. mohor 7489d 03h /dbg_interface/tags/rel_21/bench/verilog/
75 Simulation files. mohor 7550d 01h /dbg_interface/tags/rel_21/bench/verilog/
73 CRC logic changed. mohor 7550d 01h /dbg_interface/tags/rel_21/bench/verilog/
63 Three more chains added for cpu debug access. simons 7606d 04h /dbg_interface/tags/rel_21/bench/verilog/
47 mon_cntl_o signals that controls monitor mux added. mohor 8084d 03h /dbg_interface/tags/rel_21/bench/verilog/
38 Few outputs for boundary scan chain added. mohor 8140d 03h /dbg_interface/tags/rel_21/bench/verilog/
36 Structure changed. Hooks for jtag chain added. mohor 8144d 02h /dbg_interface/tags/rel_21/bench/verilog/
17 dbg_timescale.v changed to timescale.v This is done for the simulation of
few different cores in a single project.		 mohor 8284d 06h /dbg_interface/tags/rel_21/bench/verilog/
15 bs_chain_o added. mohor 8286d 07h /dbg_interface/tags/rel_21/bench/verilog/
13 Signal names changed to lowercase. mohor 8287d 08h /dbg_interface/tags/rel_21/bench/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.