OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_8/] [rtl/] - Rev 39

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
39 tdo_padoen_o changed to tdo_padoe_o. Signal was always active high, just
not named correctly.		 mohor 8132d 07h /dbg_interface/tags/rel_8/rtl/
38 Few outputs for boundary scan chain added. mohor 8145d 06h /dbg_interface/tags/rel_8/rtl/
37 tap_top and dbg_top modules are put into two separate modules. tap_top
contains only tap state machine and related logic. dbg_top contains all
logic necessery for debugging.		 mohor 8145d 10h /dbg_interface/tags/rel_8/rtl/
36 Structure changed. Hooks for jtag chain added. mohor 8149d 05h /dbg_interface/tags/rel_8/rtl/
33 LatchedJTAG_IR used when muxing TDO instead of JTAG_IR. mohor 8179d 08h /dbg_interface/tags/rel_8/rtl/
32 Stupid bug that was entered by previous update fixed. mohor 8180d 07h /dbg_interface/tags/rel_8/rtl/
31 trst synchronization is not needed and was removed. mohor 8180d 08h /dbg_interface/tags/rel_8/rtl/
30 IDCODE bug fixed, chains reused to decreas size of core. Data is shifted-in
not filled-in. Tested in hw.		 mohor 8191d 12h /dbg_interface/tags/rel_8/rtl/
28 TDO and TDO Enable signal are separated into two signals. mohor 8227d 09h /dbg_interface/tags/rel_8/rtl/
27 Warnings from synthesys tools fixed. mohor 8241d 10h /dbg_interface/tags/rel_8/rtl/
26 Warnings from synthesys tools fixed. mohor 8241d 10h /dbg_interface/tags/rel_8/rtl/
25 trst signal is synchronized to wb_clk_i. mohor 8242d 07h /dbg_interface/tags/rel_8/rtl/
23 Trace disabled by default. mohor 8249d 11h /dbg_interface/tags/rel_8/rtl/
22 Register length fixed. mohor 8249d 11h /dbg_interface/tags/rel_8/rtl/
21 CRC is returned when chain selection data is transmitted. mohor 8250d 07h /dbg_interface/tags/rel_8/rtl/
20 Crc generation is different for read or write commands. Small synthesys fixes. mohor 8251d 10h /dbg_interface/tags/rel_8/rtl/
19 Wishbone data latched on wb_clk_i instead of risc_clk. mohor 8263d 10h /dbg_interface/tags/rel_8/rtl/
18 Reset signals are not combined any more. mohor 8265d 19h /dbg_interface/tags/rel_8/rtl/
17 dbg_timescale.v changed to timescale.v This is done for the simulation of
few different cores in a single project.		 mohor 8289d 09h /dbg_interface/tags/rel_8/rtl/
15 bs_chain_o added. mohor 8291d 10h /dbg_interface/tags/rel_8/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.