OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [sdram_test_working/] - Rev 30

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
30 IDCODE bug fixed, chains reused to decreas size of core. Data is shifted-in
not filled-in. Tested in hw.		 mohor 8199d 23h /dbg_interface/tags/sdram_test_working/
29 Document revised and put tp better form. mohor 8203d 12h /dbg_interface/tags/sdram_test_working/
28 TDO and TDO Enable signal are separated into two signals. mohor 8235d 20h /dbg_interface/tags/sdram_test_working/
27 Warnings from synthesys tools fixed. mohor 8249d 21h /dbg_interface/tags/sdram_test_working/
26 Warnings from synthesys tools fixed. mohor 8249d 21h /dbg_interface/tags/sdram_test_working/
25 trst signal is synchronized to wb_clk_i. mohor 8250d 18h /dbg_interface/tags/sdram_test_working/
24 CRC changed so more thorough testing is done. mohor 8251d 19h /dbg_interface/tags/sdram_test_working/
23 Trace disabled by default. mohor 8257d 21h /dbg_interface/tags/sdram_test_working/
22 Register length fixed. mohor 8257d 21h /dbg_interface/tags/sdram_test_working/
21 CRC is returned when chain selection data is transmitted. mohor 8258d 17h /dbg_interface/tags/sdram_test_working/
20 Crc generation is different for read or write commands. Small synthesys fixes. mohor 8259d 20h /dbg_interface/tags/sdram_test_working/
19 Wishbone data latched on wb_clk_i instead of risc_clk. mohor 8271d 21h /dbg_interface/tags/sdram_test_working/
18 Reset signals are not combined any more. mohor 8274d 06h /dbg_interface/tags/sdram_test_working/
17 dbg_timescale.v changed to timescale.v This is done for the simulation of
few different cores in a single project.		 mohor 8297d 19h /dbg_interface/tags/sdram_test_working/
16 bs_chain_o port added. mohor 8299d 19h /dbg_interface/tags/sdram_test_working/
15 bs_chain_o added. mohor 8299d 20h /dbg_interface/tags/sdram_test_working/
14 Document updated. mohor 8300d 18h /dbg_interface/tags/sdram_test_working/
13 Signal names changed to lowercase. mohor 8300d 21h /dbg_interface/tags/sdram_test_working/
12 Wishbone interface added, few fixes for better performance,
hooks for boundary scan testing added.		 mohor 8301d 21h /dbg_interface/tags/sdram_test_working/
11 Changes connected to the OpenRISC access (SPR read, SPR write). mohor 8322d 17h /dbg_interface/tags/sdram_test_working/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.