OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [sdram_test_working/] [rtl/] - Rev 21

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
21 CRC is returned when chain selection data is transmitted. mohor 8248d 17h /dbg_interface/tags/sdram_test_working/rtl/
20 Crc generation is different for read or write commands. Small synthesys fixes. mohor 8249d 20h /dbg_interface/tags/sdram_test_working/rtl/
19 Wishbone data latched on wb_clk_i instead of risc_clk. mohor 8261d 20h /dbg_interface/tags/sdram_test_working/rtl/
18 Reset signals are not combined any more. mohor 8264d 05h /dbg_interface/tags/sdram_test_working/rtl/
17 dbg_timescale.v changed to timescale.v This is done for the simulation of
few different cores in a single project.		 mohor 8287d 19h /dbg_interface/tags/sdram_test_working/rtl/
15 bs_chain_o added. mohor 8289d 20h /dbg_interface/tags/sdram_test_working/rtl/
13 Signal names changed to lowercase. mohor 8290d 20h /dbg_interface/tags/sdram_test_working/rtl/
12 Wishbone interface added, few fixes for better performance,
hooks for boundary scan testing added.		 mohor 8291d 21h /dbg_interface/tags/sdram_test_working/rtl/
11 Changes connected to the OpenRISC access (SPR read, SPR write). mohor 8312d 16h /dbg_interface/tags/sdram_test_working/rtl/
9 Working version. Few bugs fixed, comments added. mohor 8316d 20h /dbg_interface/tags/sdram_test_working/rtl/
8 Asynchronous set/reset not used in trace any more. mohor 8317d 19h /dbg_interface/tags/sdram_test_working/rtl/
5 Trace fixed. Some registers changed, trace simplified. mohor 8318d 16h /dbg_interface/tags/sdram_test_working/rtl/
2 Initial official release. mohor 8323d 17h /dbg_interface/tags/sdram_test_working/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.