OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [sdram_test_working/] [rtl/] - Rev 31

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
31 trst synchronization is not needed and was removed. mohor 8174d 02h /dbg_interface/tags/sdram_test_working/rtl/
30 IDCODE bug fixed, chains reused to decreas size of core. Data is shifted-in
not filled-in. Tested in hw.		 mohor 8185d 07h /dbg_interface/tags/sdram_test_working/rtl/
28 TDO and TDO Enable signal are separated into two signals. mohor 8221d 03h /dbg_interface/tags/sdram_test_working/rtl/
27 Warnings from synthesys tools fixed. mohor 8235d 05h /dbg_interface/tags/sdram_test_working/rtl/
26 Warnings from synthesys tools fixed. mohor 8235d 05h /dbg_interface/tags/sdram_test_working/rtl/
25 trst signal is synchronized to wb_clk_i. mohor 8236d 01h /dbg_interface/tags/sdram_test_working/rtl/
23 Trace disabled by default. mohor 8243d 05h /dbg_interface/tags/sdram_test_working/rtl/
22 Register length fixed. mohor 8243d 05h /dbg_interface/tags/sdram_test_working/rtl/
21 CRC is returned when chain selection data is transmitted. mohor 8244d 01h /dbg_interface/tags/sdram_test_working/rtl/
20 Crc generation is different for read or write commands. Small synthesys fixes. mohor 8245d 04h /dbg_interface/tags/sdram_test_working/rtl/
19 Wishbone data latched on wb_clk_i instead of risc_clk. mohor 8257d 05h /dbg_interface/tags/sdram_test_working/rtl/
18 Reset signals are not combined any more. mohor 8259d 14h /dbg_interface/tags/sdram_test_working/rtl/
17 dbg_timescale.v changed to timescale.v This is done for the simulation of
few different cores in a single project.		 mohor 8283d 03h /dbg_interface/tags/sdram_test_working/rtl/
15 bs_chain_o added. mohor 8285d 04h /dbg_interface/tags/sdram_test_working/rtl/
13 Signal names changed to lowercase. mohor 8286d 05h /dbg_interface/tags/sdram_test_working/rtl/
12 Wishbone interface added, few fixes for better performance,
hooks for boundary scan testing added.		 mohor 8287d 05h /dbg_interface/tags/sdram_test_working/rtl/
11 Changes connected to the OpenRISC access (SPR read, SPR write). mohor 8308d 01h /dbg_interface/tags/sdram_test_working/rtl/
9 Working version. Few bugs fixed, comments added. mohor 8312d 05h /dbg_interface/tags/sdram_test_working/rtl/
8 Asynchronous set/reset not used in trace any more. mohor 8313d 03h /dbg_interface/tags/sdram_test_working/rtl/
5 Trace fixed. Some registers changed, trace simplified. mohor 8314d 00h /dbg_interface/tags/sdram_test_working/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.