OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [sdram_test_working/] [rtl/] - Rev 41

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
41 Function changed to logic because of some synthesis warnings. mohor 8111d 01h /dbg_interface/tags/sdram_test_working/rtl/
40 Signal tdo_padoe_o changed back to tdo_padoen_o. mohor 8125d 01h /dbg_interface/tags/sdram_test_working/rtl/
39 tdo_padoen_o changed to tdo_padoe_o. Signal was always active high, just
not named correctly.		 mohor 8126d 02h /dbg_interface/tags/sdram_test_working/rtl/
38 Few outputs for boundary scan chain added. mohor 8139d 01h /dbg_interface/tags/sdram_test_working/rtl/
37 tap_top and dbg_top modules are put into two separate modules. tap_top
contains only tap state machine and related logic. dbg_top contains all
logic necessery for debugging.		 mohor 8139d 05h /dbg_interface/tags/sdram_test_working/rtl/
36 Structure changed. Hooks for jtag chain added. mohor 8143d 00h /dbg_interface/tags/sdram_test_working/rtl/
33 LatchedJTAG_IR used when muxing TDO instead of JTAG_IR. mohor 8173d 03h /dbg_interface/tags/sdram_test_working/rtl/
32 Stupid bug that was entered by previous update fixed. mohor 8174d 02h /dbg_interface/tags/sdram_test_working/rtl/
31 trst synchronization is not needed and was removed. mohor 8174d 03h /dbg_interface/tags/sdram_test_working/rtl/
30 IDCODE bug fixed, chains reused to decreas size of core. Data is shifted-in
not filled-in. Tested in hw.		 mohor 8185d 08h /dbg_interface/tags/sdram_test_working/rtl/
28 TDO and TDO Enable signal are separated into two signals. mohor 8221d 04h /dbg_interface/tags/sdram_test_working/rtl/
27 Warnings from synthesys tools fixed. mohor 8235d 06h /dbg_interface/tags/sdram_test_working/rtl/
26 Warnings from synthesys tools fixed. mohor 8235d 06h /dbg_interface/tags/sdram_test_working/rtl/
25 trst signal is synchronized to wb_clk_i. mohor 8236d 02h /dbg_interface/tags/sdram_test_working/rtl/
23 Trace disabled by default. mohor 8243d 06h /dbg_interface/tags/sdram_test_working/rtl/
22 Register length fixed. mohor 8243d 06h /dbg_interface/tags/sdram_test_working/rtl/
21 CRC is returned when chain selection data is transmitted. mohor 8244d 02h /dbg_interface/tags/sdram_test_working/rtl/
20 Crc generation is different for read or write commands. Small synthesys fixes. mohor 8245d 05h /dbg_interface/tags/sdram_test_working/rtl/
19 Wishbone data latched on wb_clk_i instead of risc_clk. mohor 8257d 05h /dbg_interface/tags/sdram_test_working/rtl/
18 Reset signals are not combined any more. mohor 8259d 14h /dbg_interface/tags/sdram_test_working/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.