OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [sdram_test_working/] [rtl/] [verilog/] - Rev 28

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
28 TDO and TDO Enable signal are separated into two signals. mohor 8285d 00h /dbg_interface/tags/sdram_test_working/rtl/verilog/
27 Warnings from synthesys tools fixed. mohor 8299d 01h /dbg_interface/tags/sdram_test_working/rtl/verilog/
26 Warnings from synthesys tools fixed. mohor 8299d 01h /dbg_interface/tags/sdram_test_working/rtl/verilog/
25 trst signal is synchronized to wb_clk_i. mohor 8299d 22h /dbg_interface/tags/sdram_test_working/rtl/verilog/
23 Trace disabled by default. mohor 8307d 01h /dbg_interface/tags/sdram_test_working/rtl/verilog/
22 Register length fixed. mohor 8307d 01h /dbg_interface/tags/sdram_test_working/rtl/verilog/
21 CRC is returned when chain selection data is transmitted. mohor 8307d 21h /dbg_interface/tags/sdram_test_working/rtl/verilog/
20 Crc generation is different for read or write commands. Small synthesys fixes. mohor 8309d 00h /dbg_interface/tags/sdram_test_working/rtl/verilog/
19 Wishbone data latched on wb_clk_i instead of risc_clk. mohor 8321d 01h /dbg_interface/tags/sdram_test_working/rtl/verilog/
18 Reset signals are not combined any more. mohor 8323d 10h /dbg_interface/tags/sdram_test_working/rtl/verilog/
17 dbg_timescale.v changed to timescale.v This is done for the simulation of
few different cores in a single project.		 mohor 8346d 23h /dbg_interface/tags/sdram_test_working/rtl/verilog/
15 bs_chain_o added. mohor 8349d 00h /dbg_interface/tags/sdram_test_working/rtl/verilog/
13 Signal names changed to lowercase. mohor 8350d 01h /dbg_interface/tags/sdram_test_working/rtl/verilog/
12 Wishbone interface added, few fixes for better performance,
hooks for boundary scan testing added.		 mohor 8351d 01h /dbg_interface/tags/sdram_test_working/rtl/verilog/
11 Changes connected to the OpenRISC access (SPR read, SPR write). mohor 8371d 21h /dbg_interface/tags/sdram_test_working/rtl/verilog/
9 Working version. Few bugs fixed, comments added. mohor 8376d 01h /dbg_interface/tags/sdram_test_working/rtl/verilog/
8 Asynchronous set/reset not used in trace any more. mohor 8376d 23h /dbg_interface/tags/sdram_test_working/rtl/verilog/
5 Trace fixed. Some registers changed, trace simplified. mohor 8377d 21h /dbg_interface/tags/sdram_test_working/rtl/verilog/
2 Initial official release. mohor 8382d 21h /dbg_interface/tags/sdram_test_working/rtl/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.