OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [trunk/] - Rev 84

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
84 Removed files that are not needed any more. mohor 7505d 14h /dbg_interface/trunk/
83 Small fix. mohor 7505d 14h /dbg_interface/trunk/
82 New directory structure. New version of the debug interface. mohor 7505d 14h /dbg_interface/trunk/
81 New directory structure. New version of the debug interface.
Files that are not needed removed.		 mohor 7505d 14h /dbg_interface/trunk/
80 New version of the debug interface. Not finished, yet. mohor 7505d 15h /dbg_interface/trunk/
77 MBIST chain connection fixed. mohor 7566d 11h /dbg_interface/trunk/
75 Simulation files. mohor 7566d 13h /dbg_interface/trunk/
74 Removed. mohor 7566d 13h /dbg_interface/trunk/
73 CRC logic changed. mohor 7566d 13h /dbg_interface/trunk/
71 Mbist support added. simons 7568d 19h /dbg_interface/trunk/
70 A pdf copy of existing doc document. simons 7575d 21h /dbg_interface/trunk/
69 WBCNTL added, multiple CPU support described. simons 7596d 10h /dbg_interface/trunk/
67 Lower two address lines must be always zero. simons 7601d 15h /dbg_interface/trunk/
65 WB_CNTL register added, some syncronization fixes. simons 7602d 14h /dbg_interface/trunk/
63 Three more chains added for cpu debug access. simons 7622d 15h /dbg_interface/trunk/
61 Lapsus fixed. simons 7650d 15h /dbg_interface/trunk/
59 Reset value for riscsel register set to 1. simons 7650d 15h /dbg_interface/trunk/
57 Multiple cpu support added. simons 7650d 17h /dbg_interface/trunk/
56 Revision 1.6. Trst changed to active high !!!. In order to be compliant with the
standard, reset needs to be negated on the upper layer.		 mohor 7917d 13h /dbg_interface/trunk/
55 Revision 1.6. Trst changed to active high !!!. In order to be compliant with the
standard, reset needs to be negated on the upper layer.		 mohor 7917d 13h /dbg_interface/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.