OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [trunk/] [rtl/] - Rev 150

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
150 Zero is shifted out when CTRL_READ command is active. igorm 7435d 00h /dbg_interface/trunk/rtl/
147 CPU_WR_CTRL and CPU_RD_CTRL defines changed. igorm 7437d 06h /dbg_interface/trunk/rtl/
146 Changes for the FormalPRO. igorm 7441d 02h /dbg_interface/trunk/rtl/
144 Port names and defines for the supported CPUs changed. igorm 7441d 07h /dbg_interface/trunk/rtl/
143 Signals for easier debugging removed. igorm 7441d 09h /dbg_interface/trunk/rtl/
141 data_cnt_lim length changed to reduce number of warnings. igorm 7442d 05h /dbg_interface/trunk/rtl/
139 New release of the debug interface (3rd. release). igorm 7444d 23h /dbg_interface/trunk/rtl/
138 Temp version before changing dbg interface. igorm 7451d 03h /dbg_interface/trunk/rtl/
128 Defines WISHBONE_SUPPORTED and CPU_SUPPORTED added. By default both are
turned on.
mohor 7503d 09h /dbg_interface/trunk/rtl/
123 All flipflops are reset. mohor 7508d 05h /dbg_interface/trunk/rtl/
121 Port signals are all set to zero after reset. mohor 7511d 05h /dbg_interface/trunk/rtl/
119 cpu_stall_o activated as soon as bp occurs. mohor 7511d 09h /dbg_interface/trunk/rtl/
117 Define name changed. mohor 7513d 05h /dbg_interface/trunk/rtl/
108 Reset values width added because of FV, a good sentence changed because some tools can not handle it. simons 7514d 12h /dbg_interface/trunk/rtl/
106 Sensitivity list updated. simons 7515d 10h /dbg_interface/trunk/rtl/
104 cpu_tall_o is set with cpu_stb_o or register. mohor 7516d 01h /dbg_interface/trunk/rtl/
102 New version. mohor 7516d 01h /dbg_interface/trunk/rtl/
101 Almost finished. mohor 7516d 02h /dbg_interface/trunk/rtl/
100 *** empty log message *** mohor 7517d 05h /dbg_interface/trunk/rtl/
99 cpu registers added. mohor 7517d 05h /dbg_interface/trunk/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.