OpenCores

URL https://opencores.org/ocsvn/dblclockfft/dblclockfft/trunk

Subversion Repositories dblclockfft

[/] [dblclockfft/] [trunk/] [doc/] [src/] - Rev 22

Go to most recent revision

Filtering Options

Rev	Log message	Author	Age	Path
22	Lot's of changes, mostly around getting this multiply to fit within a particular FPGA. Specifically, we just added the capability of using hardware multiplies to the command line options. Use them if you have them, and it will simplify the operation of the FFT.	dgisselq	3443d 12h	/dblclockfft/trunk/doc/src/
12	Minor changes to both class (trimmed the portlist and revision history tables to match the text width), and the description of the io ports. Specifically, i_left, the port that is broken out and described, had mislabeled/misnumbered bits in the port list. As this is a minor change, I will not update the revision--although perhaps it should be.	dgisselq	3453d 18h	/dblclockfft/trunk/doc/src/
11	Here's the full first draft of the specification, now complete.	dgisselq	3453d 18h	/dblclockfft/trunk/doc/src/
10	I'm in the middle of building the spec. I've got most of the parts complete, but the figure diagraming an FFT stage is still in the works. I'm checking this in in the hopes that someone struggling to use this will find this initial draft of the specification useful enough to make their project work.	dgisselq	3454d 07h	/dblclockfft/trunk/doc/src/
3	The first upload of the s/w didn't take. Had it taken, the comment would've been: This is the first upload of the double clocked FFT software. While it should (roughly) be complete, a lot of work remains to be done--primarily in building test benches, modifying the interface of fftgen to make it more friendly, etc. In fact, the c++ code not only compiles, but the Verilog code it produces actually builds as well! Now, however, I have several test benches written, and have verified the unit functionality of the multiply, bit reversal stage, the dblstage (FFT len 2), and the qtrstage (FFT len 4). I then took a closer look at the multiply, discovered it failed at signed integers and rebuilt it. The new test bench tests the full 16-bit signed integer support properly. This leaves butterflies and generic FFT stages that still need test benches, as does the main (I)FFT program.	dgisselq	3457d 18h	/dblclockfft/trunk/doc/src/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.