OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] [eco32/] - Rev 304

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
304 Makefile updated hellwig 3265d 20h /eco32/
303 multicycle simulation control files added hellwig 3265d 20h /eco32/
302 tests updated hellwig 3266d 01h /eco32/
301 multicycle simulation source files added hellwig 3266d 09h /eco32/
300 memdelay experiment code looking better now hellwig 3266d 09h /eco32/
299 s3e-500 dac simulation corrected hellwig 3266d 10h /eco32/
298 xsa-xst-3 dac simulation corrected hellwig 3266d 10h /eco32/
297 memdelay experiment added hellwig 3266d 11h /eco32/
296 memspeed experiment added hellwig 3267d 00h /eco32/
295 tests for FPGA implementations hellwig 3267d 11h /eco32/
294 avoid ptrdiff_t warning in cpp, again hellwig 3268d 20h /eco32/
293 avoid ptrdiff_t warning in cpp hellwig 3268d 21h /eco32/
292 directory structure for FPGA implementations and simulations hellwig 3269d 01h /eco32/
291 avoid timing violations in DDR RAM circuit, new .bit files generated hellwig 3269d 02h /eco32/
290 Wishbone-compatible bus signals hellwig 3271d 03h /eco32/
289 new directory structure within fpga hellwig 3272d 00h /eco32/
288 new directory structure within fpga hellwig 3272d 00h /eco32/
287 new directory structure within fpga hellwig 3272d 00h /eco32/
286 AUTHORS file updated hellwig 3272d 00h /eco32/
285 simulator: 30 bit physical addresses hellwig 3279d 19h /eco32/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.