OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] [eco32/] - Rev 84

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
84 monitor: bad address register added hellwig 3745d 20h /eco32/
83 simulator: individual help messages hellwig 3746d 09h /eco32/
82 simulator: change command @ -> #, better help for commands hellwig 3746d 10h /eco32/
81 hardware: cpu now has a bad address register hellwig 3746d 19h /eco32/
80 hwtests/xcptest now tests the bad address register too hellwig 3746d 20h /eco32/
79 hwtests (kbd): second timer added hellwig 3747d 11h /eco32/
78 simulator: tlbBadAddr register is now called mmuBadAddr hellwig 3748d 14h /eco32/
77 hardware: ucf file re-formatted hellwig 3749d 17h /eco32/
76 AUTHORS update hellwig 3750d 09h /eco32/
75 hardware: cpu now equal to port-15 hellwig 3750d 09h /eco32/
74 when simulating the system include a console hellwig 3750d 14h /eco32/
73 use xess monitor when simulating the system hellwig 3750d 14h /eco32/
72 simulator: IRQ 0-3 explanation changed hellwig 3750d 17h /eco32/
71 simulator: IRQ 15 explanation added hellwig 3750d 17h /eco32/
70 hardware: two timers hellwig 3751d 09h /eco32/
69 hardware: timer counts clock cycles, counter is readable hellwig 3751d 12h /eco32/
68 hardware: timer now equal to port-15 hellwig 3751d 16h /eco32/
67 fpga implementation update hellwig 3751d 19h /eco32/
66 bin2exo: no S0 header any longer hellwig 3752d 12h /eco32/
65 xess monitor update hellwig 3752d 14h /eco32/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.