OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] [eco32/] [tags/] [eco32-0.23/] [fpga/] [src/] - Rev 157

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
157 tagging eco32-0.23 hellwig 3724d 02h /eco32/tags/eco32-0.23/fpga/src/
129 hardware: clock/reset update hellwig 3739d 11h /eco32/tags/eco32-0.23/fpga/src/
128 hardware: clock/reset update hellwig 3739d 11h /eco32/tags/eco32-0.23/fpga/src/
127 hardware: clock/reset update hellwig 3739d 22h /eco32/tags/eco32-0.23/fpga/src/
126 hardware: ram pin ordering hellwig 3740d 10h /eco32/tags/eco32-0.23/fpga/src/
125 hardware: cpu external pin ordering hellwig 3740d 10h /eco32/tags/eco32-0.23/fpga/src/
124 hardware: busctrl source formatted hellwig 3740d 19h /eco32/tags/eco32-0.23/fpga/src/
123 hardware: dsp now equivalent to port-15 hellwig 3740d 22h /eco32/tags/eco32-0.23/fpga/src/
122 hardware: in sdramcntl.v signal added to sensitivity list hellwig 3741d 04h /eco32/tags/eco32-0.23/fpga/src/
121 hardware: dsk source formatted hellwig 3741d 08h /eco32/tags/eco32-0.23/fpga/src/
120 hardware: in cpu/sregs change signal names di->din, do->dout hellwig 3741d 10h /eco32/tags/eco32-0.23/fpga/src/
119 hardware: ram now equivalent to port-15 hellwig 3741d 20h /eco32/tags/eco32-0.23/fpga/src/
118 hardware: rom now equivalent to port-15 hellwig 3742d 09h /eco32/tags/eco32-0.23/fpga/src/
117 hardware: ser now equal to port-15 hellwig 3743d 04h /eco32/tags/eco32-0.23/fpga/src/
116 hardware: kbd now equal to port-15 hellwig 3743d 05h /eco32/tags/eco32-0.23/fpga/src/
81 hardware: cpu now has a bad address register hellwig 3756d 12h /eco32/tags/eco32-0.23/fpga/src/
75 hardware: cpu now equal to port-15 hellwig 3760d 02h /eco32/tags/eco32-0.23/fpga/src/
70 hardware: two timers hellwig 3761d 02h /eco32/tags/eco32-0.23/fpga/src/
69 hardware: timer counts clock cycles, counter is readable hellwig 3761d 05h /eco32/tags/eco32-0.23/fpga/src/
68 hardware: timer now equal to port-15 hellwig 3761d 09h /eco32/tags/eco32-0.23/fpga/src/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.