OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] [eco32/] [tags/] [eco32-0.25/] - Rev 80

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
80 hwtests/xcptest now tests the bad address register too hellwig 3773d 14h /eco32/tags/eco32-0.25/
79 hwtests (kbd): second timer added hellwig 3774d 04h /eco32/tags/eco32-0.25/
78 simulator: tlbBadAddr register is now called mmuBadAddr hellwig 3775d 07h /eco32/tags/eco32-0.25/
77 hardware: ucf file re-formatted hellwig 3776d 10h /eco32/tags/eco32-0.25/
76 AUTHORS update hellwig 3777d 02h /eco32/tags/eco32-0.25/
75 hardware: cpu now equal to port-15 hellwig 3777d 02h /eco32/tags/eco32-0.25/
74 when simulating the system include a console hellwig 3777d 07h /eco32/tags/eco32-0.25/
73 use xess monitor when simulating the system hellwig 3777d 07h /eco32/tags/eco32-0.25/
72 simulator: IRQ 0-3 explanation changed hellwig 3777d 10h /eco32/tags/eco32-0.25/
71 simulator: IRQ 15 explanation added hellwig 3777d 10h /eco32/tags/eco32-0.25/
70 hardware: two timers hellwig 3778d 03h /eco32/tags/eco32-0.25/
69 hardware: timer counts clock cycles, counter is readable hellwig 3778d 06h /eco32/tags/eco32-0.25/
68 hardware: timer now equal to port-15 hellwig 3778d 09h /eco32/tags/eco32-0.25/
67 fpga implementation update hellwig 3778d 12h /eco32/tags/eco32-0.25/
66 bin2exo: no S0 header any longer hellwig 3779d 06h /eco32/tags/eco32-0.25/
65 xess monitor update hellwig 3779d 07h /eco32/tags/eco32-0.25/
64 monitors re-organized hellwig 3779d 10h /eco32/tags/eco32-0.25/
63 monitors re-organized hellwig 3779d 11h /eco32/tags/eco32-0.25/
62 monitors re-organized hellwig 3779d 11h /eco32/tags/eco32-0.25/
61 monitors re-organized hellwig 3779d 11h /eco32/tags/eco32-0.25/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.